# ACPL-344JT

Automotive 2.5 Amp Gate Drive Optocoupler with Integrated IGBT Desat Overcurrent Sensing, Miller Current Clamping and UnderVoltage LockOut Feedback



# **Data Sheet**



# **Description**

Avago's Automotive 2.5Amp Gate Drive Optocoupler features fast propagation delay with excellent timing skew performance. Smart features that are integrated to protect the IGBT include IGBT desaturation sensing with soft-shutdown protection and fault feedback, under voltage lockout and feedback and active Miller current clamping. This full featured and easy-to-implement IGBT gate drive optocoupler comes in a compact, surface-mountable SO-16 package for space-savings. It is suitable for traction power train inverter, power converter, battery charger, air-con and oil pump motor drives in HEV and EV applications and satisfies automotive AEC-Q100 semiconductor requirements.

Avago R<sup>2</sup>Coupler isolation products provide reinforced insulation and reliability that delivers safe signal isolation critical in automotive and high temperature industrial applications.

### **Functional Diagram**




Figure 1. ACPL-344JT Functional Diagram

#### **Features**

- Qualified to AEC-Q100 Grade 1 Test Guidelines
- Automotive temperature range: -40 °C to +125 °C
- Common Mode Rejection (CMR):  $> 50 \text{ kV/}\mu\text{s}$  at  $V_{\text{CM}} = 1500 \text{ V}$
- High Noise Immunity
  - Miller Current Clamping
  - Direct LED input with low input impedance and low noise sensitivity
  - Negative Gate Bias
- Peak output current: 2.5A max.
- Miller Clamp Sinking Current: 1.9 A max.
- Wide Operating Voltage: 15 V to 25 V
- Propagation delay: 250 ns max.
- Integrated fail-safe IGBT protection
  - Desat sensing, 'Soft' IGBT turn-off and Fault Feedback
  - UnderVoltage Lock-Out protection (UVLO) with Feedback
- SO-16 package with 8 mm clearance and creepage
- Regulatory approvals:
  - UL1577, CSA
  - IEC/EN/DIN EN 60747-5-5

#### **Applications**

- Automotive isolated IGBT/MOSFET inverter gate drive
- Automotive DC-DC converter
- AC and brushless DC motor drives
- Industrial inverters for power supplies and motor controls
- Uninterruptible power supplies (UPS)

**CAUTION:** It is advised that normal static precautions be taken in handling and assembly of this component to prevent damage and/or degradation which may be induced by ESD.

### **Ordering Information**

Part Number	RoHS Compliant	Package	Surface Mount	Tape & Reel	IEC/EN/DIN EN 60747-5-5	Quantity
ACPL-344JT	-000E	SO-16	Χ		Χ	45 per tube
ACPL-344JT	-500E	_	X	Х	Х	850 per reel

To order, choose a part number from the Part Number column and combine with the desired option from the RoHS Compliant column to form an order entry.


#### Example 1:

ACPL-344JT-500E to order product of SO-16 Surface Mount package in Tape and Reel packaging with IEC/EN/DIN EN 60747-5-5 Safety Approval in RoHS compliant.

Option datasheets are available. Contact your Avago sales representative or authorized distributor for information.

# **Package Outline Drawings**

#### **16-Lead Surface Mount**



# **Recommended Lead-free IR Profile**

Recommended reflow condition as per JEDEC Standard, J-STD-020 (latest revision).

Non-halide flux should be used.

# **Product Overview Description**

The ACPL-344JT (shown in Figure 1) is a highly integrated power control device that incorporates all the necessary components for a complete, isolated IGBT gate drive circuit. It features IGBT desaturation sensing with soft-shutdown protection and fault feedback, under voltage lockout and feedback and active Miller current clamping in a SO-16 package. Direct LED input allows flexible logic configuration and differential current mode driving with low input impedance, greatly increased its noise immunity.

### Package Pin Out




Figure 2. Pin-out of ACPL-344JT

## **Pin Description**

Pin Name	Function	Pin Name	Function
VEE1	Input common	VEE2	Negative power supply
NC	No connection	LED2+	No connection, for testing only
VCC1	Input power supply	DESAT	Desat overcurrent sensing
NC	No connection	VE	IGBT Emitter Reference
/UVLO	VCC2 undervoltage lockout feedback	VCC2	Positive power supply
/FAULT	Overcurrent fault feedback	VO	Driver output to IGBT gate
AN	Input LED anode	SSD/CLAMP	Soft Shutdown/Miller Current clamping output. (For proper functionality, this pin must be connected to the gate of the IGBT directly or through a current buffer.)
CA	Input LED cathode	VEE2	Negative Power Supply

#### **Typical Application/Operation**

#### **Introduction to Fault Detection and Protection**

The power stage of a typical three phase inverter is susceptible to several types of failures, most of which are potentially destructive to the power IGBTs. These failure modes can be grouped into four basic categories: phase and rail supply short circuits due to user misconnect or bad wiring, control signal failures due to noise or computational errors, overload conditions induced by the load, and component failures in the gate drive circuitry. Under any of these fault conditions, the current through the IGBTs can increase rapidly, causing excessive power dissipation and heating. The IGBTs become damaged when the current load approaches the saturation current of the device, and the collector to emitter voltage rises above the saturation voltage level. The drastically increased power dissipation very quickly overheats the power device and destroys it. To prevent damage to the drive, fault protection must be implemented to reduce or turn-off the overcurrent during a fault condition.

A circuit providing fast local fault detection and shutdown is an ideal solution, but the number of required components, board space consumed, cost, and complexity have until now limited its use to high performance drives. The features which this circuit must have are high speed, low cost, low resolution, low power dissipation, and small size.

The ACPL-344JT satisfies these criteria by combining a high speed, high output current driver, high voltage optical isolation between the input and output, local IGBT desaturation detection and shut down, and optically isolated fault and UVLO status feedback signal into a single 16-pin surface mount package.

The fault detection method, which is adopted in the ACPL-344JT, is to monitor the saturation (collector) voltage of the IGBT and to trigger a local fault shutdown sequence if the collector voltage exceeds a predetermined threshold. A small gate discharge device slowly reduces the high short circuit IGBT current to prevent damaging voltage spikes. Before the dissipated energy can reach destructive levels, the IGBT is shut off. During the off state of the IGBT, the fault detect circuitry is simply disabled to prevent false 'fault' signals.

The alternative protection scheme of measuring IGBT current to prevent desaturation is effective if the short circuit capability of the power device is known, but this method will fail if the gate drive voltage decreases enough to only partially turn on the IGBT. By directly measuring the collector voltage, the ACPL-344JT limits the power dissipation in the IGBT even with insufficient gate drive voltage. Another more subtle advantage of the desaturation detection method is that power dissipation in the IGBT is monitored, while the current sense method relies on a preset current threshold to predict the safe limit of operation. Therefore, an overly- conservative overcurrent threshold is not needed to protect the IGBT.

#### **Recommended Application Circuit**

The ACPL-344JT has non-inverting gate control inputs, and an open collector fault and UVLO outputs suitable for wired 'OR' applications.

The recommended application circuit shown in Figure 3 illustrates a typical gate drive implementation using the ACPL-344JT.

The two supply bypass capacitors (0.1  $\mu$ F) provide the large transient currents necessary during a switching transition. The Desat diode and 220 pF blanking capacitor are the necessary external components for the fault detection circuitry. The gate resistor (10  $\Omega$ ) serves to limit gate charge current and indirectly control the IGBT collector voltage rise and fall times. The open collector fault and UVLO outputs have a passive 10 k $\Omega$  pull-up resistor and a 330 pF filtering capacitor.

### **DESAT Fault Detection Blanking Time**

The DESAT fault detection circuitry must remain disabled for a short time period following the turn-on of the IGBT to allow the collector voltage to fall below the DESAT threshold. This time period, called the total DESAT blanking time, is controlled by the both internal DESAT blanking time t<sub>DESAT(BLANKING)</sub> (Figure 6) and external blanking time, determined by internal charge current, the DESAT voltage threshold, and the external DESAT capacitor.

The total blanking time is calculated in terms of internal blanking time ( $t_{DESAT(BLANKING)}$ ), external capacitance ( $C_{BLANK}$ ), FAULT threshold voltage ( $V_{DESAT}$ ), and DESAT charge current ( $I_{CHG}$ ) as

 $t_{BLANK} = t_{DESAT(BLANKING)} + C_{BLANK} \times V_{DESAT}/I_{CHG}$ 




Figure 3. Typical gate drive circuit with Desat current sensing using ACPL-344JT

#### **Description of Gate Driver and Miller Clamping**

The gate driver is directly controlled by the LED current. When LED current is driven high the output of ACPL-344JT is capable of delivering 2.5 A sourcing current to drive the IGBT's gate. While LED is switched off the gate driver can provide 2.5 A sinking current to switch the gate off fast. Additional miller clamping pull-down transistor is activated when output voltage reaches about 2 V with respect to  $V_{\text{EE2}}$  to provide low impedance path to Miller Current as shown in Figure 4.




Figure 4. Gate Drive Signal Behavior

# Description of UnderVoltage LockOut

Insufficient gate voltage to IGBT can increase turn on resistance of IGBT, resulting in large power loss and IGBT damage due to high heat dissipation. ACPL-344JT monitors the output power supply constantly. When output power supply is lower than under voltage lockout (UVLO) threshold gate driver output will shut off to protect IGBT from low voltage bias. During power up, the UVLO feature forces the gate driver output to low to prevent unwanted turn-on at lower voltage.




Figure 5. Circuit Behaviors at Power up and Power down

## **Description of operation during overcurrent condition**

- 1. DESAT terminal monitors IGBT's V<sub>CE</sub> voltage.
- 2. When the voltage on the DESAT terminal exceeds 7 V, the output voltage (V<sub>OUT</sub>) to IGBT gate goes to Hi-Z state and the SSD/CLAMP output is slowly lowered.
- 3. FAULT output goes Low, notifying the microcontroller of the fault condition.
- 4. Microcontroller takes appropriate action.
- 5. When t<sub>DESAT(MUTE)</sub> expires, LED input needs to be kept Low for t<sub>DESAT(RESET)</sub> before fault condition is cleared. FAULT status will return to High and SSD/CLAMP output will return to Hi-Z state.
- 6. Output (V<sub>OUT</sub>) starts to respond to LED input after fault condition is cleared.




Figure 6. Circuit Behaviors During Overcurrent Event

The ACPL-344JT is approved by the following organizations:

UL	CSA	IEC/EN/DIN EN 60747-5-5
Approved under	Approved under	Approved under
UL 1577, component recognition pro-	CSA Component Acceptance Notice #5,	IEC 60747-5-5
gram up to $V_{ISO} = 5000 V_{RMS}$	File CA 88324.	EN 60747-5-5
		DIN EN 60747-5-5

#### **IEC/EN/DIN EN 60747-5-5 Insulation Characteristics**

Description	Symbol	Characteristic	Unit
Insulation Classification per DIN VDE 0110/1.89, Table 1			
for rated mains voltage ≤ 150V <sub>RMS</sub>		I – IV	
for rated mains voltage ≤ 300V <sub>RMS</sub>		I – IV	
for rated mains voltage ≤ 600V <sub>RMS</sub>		I – IV	
for rated mains voltage $\leq$ 1000 $V_{RMS}$		I – III	
Climatic Classification		40/125/21	
Pollution Degree (DIN VDE 0110/1.89)		2	
Maximum Working Insulation Voltage	V <sub>IORM</sub>	1230	V <sub>PEAK</sub>
Input to Output Test Voltage, Method b			
$V_{IORM} \times 1.875 = V_{PR}$ , 100% Production Test with $t_m = 1$ sec,	$V_{PR}$	2306	$V_{PEAK}$
Partial discharge < 5 pC			
Input to Output Test Voltage, Method a			
$V_{IORM} \times 1.6 = V_{PR}$ , Type and Sample Test, $t_m = 10$ sec,	$V_{PR}$	1968	$V_{PFAK}$
Partial Discharge < 5 pC			
Highest Allowable Overvoltage (Transient Overvoltage t <sub>ini</sub> = 60 sec)	V <sub>IOTM</sub>	8000	V <sub>PEAK</sub>
Safety-limiting values – maximum values allowed in the event of a failure (also see Figure 7)			
Case Temperature	Ts	175	°C
Input Power	P <sub>S,INPUT</sub>	400	mW
Output Power	P <sub>S,OUTPUT</sub>	1200	mW
Insulation Resistance at $T_S$ , $V_{IO} = 500 \text{ V}$	R <sub>S</sub>	> 10 <sup>9</sup>	Ω

#### Notes:

<sup>2.</sup> Refer to the optocoupler section of the Isolation and Control Components Designer's Catalog, under Product Safety Regulation section IEC/EN/DIN EN 60747-5-5, for a detailed description of Method a and Method b partial discharge test profiles.




Figure 7. Dependence of safety limiting values on temperature

<sup>1.</sup> Isolation characteristics are guaranteed only within the safety maximum ratings which must be ensured by protective circuits in application. Surface mount classification is class A in accordance with CECCOO802.

# **Insulation and Safety Related Specifications**

Parameter	Symbol	Value	Units	Conditions
Minimum External Air Gap (Clearance)	L(101)	8.3	mm	Measured from input terminals to output terminals, shortest distance through air.
Minimum External Tracking (Creepage)	L(102)	8.3	mm	Measured from input terminals to output terminals, shortest distance path along body.
Minimum Internal Plastic Gap (Internal Clearance)		0.5	mm	Through insulation distance conductor to conductor, usually the straight line distance thickness between the emitter and detector.
Tracking Resistance (Comparative Tracking Index)	CTI	>175	V	DIN IEC 112/VDE 0303 Part 1
Isolation Group			Illa	Material Group (DIN VDE 0110)

# **Absolute Maximum Ratings**

Unless otherwise specified, all voltages at input IC reference to  $V_{\text{EE}1}$ , all voltages at output IC reference to  $V_{\text{EE}2}$ .

Parameter	Symbol	Min.	Max.	Units	Note
Storage Temperature	T <sub>S</sub>	-55	150	°C	
Operating Temperature	T <sub>A</sub>	-40	125	°C	
IC Junction Temperature	TJ		150	°C	1
Average Input Current	I <sub>F(AVG)</sub>		20	mA	
Peak Transient Input Current (<1 µs pulse width, 300 pps)	I <sub>F(TRAN)</sub>		1	Α	
Reverse Input Voltage	V <sub>R</sub>		6	V	
/Fault Output Current (Sinking)	I/FAULT		10	mA	
/Fault Pin Voltage	V <sub>/FAULT</sub>	-0.5	6	V	
/UVLO Output Current (Sinking)	I <sub>/UVLO</sub>		10	mA	
/UVLO Pin Voltage	V <sub>/UVLO</sub>	-0.5	6	V	
Positive Input Supply Voltage	$V_{CC1}$	-0.5	26	V	
Total Output Supply Voltage	$V_{CC2}$ - $V_{EE2}$	-0.5	30	V	
Negative Output Supply Voltage	V <sub>EE2</sub> -V <sub>E</sub>	-15	0.5	V	2
Positive Output Supply Voltage	$V_{CC2}$ - $V_E$	-0.5	30	V	
Gate Drive Output Voltage	Vo(peak)	-0.5	$V_{CC2} + 0.5$	V	
Peak Output Current	$ I_{O(peak)} $		2.5	Α	3
Peak Clamping Sinking Current	I <sub>CLAMP</sub>		2	Α	3
Miller Clamping Pin Voltage	$V_{CLAMP}$ - $V_{EE2}$	-0.5	$V_{CC2} + 0.5$	V	
Desat Voltage	V <sub>DESAT</sub> -V <sub>E</sub>	$V_{E} - 0.5$	$V_{CC2} + 0.5$	V	4
Output IC Power Dissipation	P <sub>O</sub>		580	mW	1
Input IC Power Dissipation	P <sub>I</sub>		150	mW	

# **Recommended Operating Conditions**

Parameter	Symbol	Min.	Max.	Units	Notes
Operating Temperature	T <sub>A</sub>	-40	125	°C	
Input Supply Voltage	$V_{CC1}$	8	18	V	
Total Output Supply Voltage	V <sub>CC2</sub> - V <sub>EE2</sub>	15	25	V	5
Negative Output Supply Voltage	$V_{EE2}$ - $V_E$	-10	0	V	3
Positive Output Supply Voltage	V <sub>CC2</sub> - V <sub>E</sub>	15	25	V	
Input LED Current	I <sub>F(ON)</sub>	10	16	mA	
Input Voltage (OFF)	$V_{F(OFF)}$	-5.5	0.8	V	
Input pulse width	t <sub>ON(LED)</sub>	500		ns	

# **Electrical Specifications**

Unless otherwise specified, all Minimum/Maximum specifications are at recommended operating conditions, all voltages at input IC are referenced to  $V_{EE1}$ , all voltages at output IC referenced to  $V_{EE2}$ . All typical values at  $T_A = 25$  °C,  $V_{CC1} = 12$  V,  $V_{CC2}$ - $V_{EE2} = 20$  V,  $V_{E}$ - $V_{EE2} = 0$  V.

Parameter	Symbol	Min.	Тур.	Max.	Units	Test Conditions	Fig.	Note
IC Supply Current								
Input Supply Current	I <sub>CC1</sub>		3.7	6.0	mA		8	
Output Low Supply Current	I <sub>CC2L</sub>		10.5	13.2	mA	$I_F = 0 \text{ mA}$ $V_{CC2} = 20 \text{ V}$	9	
Output High Supply Current	I <sub>CC2H</sub>		10.6	13.6	mA	$I_F = 10mA$ $V_{CC2} = 20 V$	9	
Logic Input and Output								
LED Forward Voltage (V <sub>AN</sub> – V <sub>CA</sub> )	V <sub>F</sub>	1.25	1.55	1.85	V	I <sub>F</sub> = 10 mA	10	
LED Reverse Breakdown Voltage(V <sub>CA</sub> – V <sub>AN</sub> )	$V_{BR}$	6			V	$I_F = -10 \mu A$		
LED Input Capacitance	C <sub>IN</sub>		90		pF			
LED Turn on Current Threshold Low to High	I <sub>TH+</sub>		2.7	6.6	mA	$V_O = 5 V$	11	
LED Turn on Current Threshold High to Low	I <sub>TH-</sub>		2.1	6.4	mA	V <sub>O</sub> = 5 V	11	
LED Turn on Current Hysteresis	I <sub>TH_HYS</sub>		0.6		mA			
FAULT Logic Low Output Current	I <sub>FAULT_L</sub>	4.0	9.0		mA	$V_{/FAULT} = 0.4 V$		
FAULT Logic High Output Current	I <sub>FAULT_H</sub>			20	uA	V <sub>/FAULT</sub> = 5 V		
UVLO Logic Low Output Current	I <sub>UVLO_L</sub>	4.0	9.0		mA	V <sub>/UVLO</sub> = 0.4 V		
UVLO Logic High Output Current	I <sub>UVLO_H</sub>			20	uA	$V_{/UVLO} = 5 V$		

# **Electrical Specifications (continued)**

Unless otherwise specified, all Minimum/Maximum specifications are at recommended operating conditions, all voltages at input IC are referenced to  $V_{EE1}$ , all voltages at output IC referenced to  $V_{EE2}$ . All typical values at  $T_A = 25$  °C,  $V_{CC1} = 12$  V,  $V_{CC2}$ - $V_{EE2} = 20$  V,  $V_{E}$ - $V_{EE2} = 0$  V.

Parameter	Symbol	Min.	Тур.	Max.	Units	Test Conditions	Fig.	Note
Gate Driver								
High Level Output Current	I <sub>OH</sub>		-2.0	-0.75	Α	$V_{O} = V_{CC2} - 3 V$	12	4
Low Level Output Current	I <sub>OL</sub>	1.0	2.2		Α	$V_O = V_{EE2} + 2.5 \text{ V}$	13	4
High Level Output Voltage	V <sub>OH</sub>	V <sub>CC2</sub> – 0.5	V <sub>CC2</sub> – 0.2		V	I <sub>O</sub> = -100 mA		6-8
Low Level Output Voltage	V <sub>OL</sub>		0.1	0.5	V	I <sub>O</sub> = 100 mA		
V <sub>IN</sub> to High Level Output Propagation Delay Time	t <sub>PLH</sub>	50	130	250	ns	$V_{source} = 5 V$ $R_f = 260 \Omega$ $R_g = 10 \Omega$ $C_{load} = 10 \text{ nF}$ $f = 10 \text{ kHz}$ $Duty Cycle = 50\%$	14,19	9
V <sub>IN</sub> to Low Level Output Propagation Delay Time	t <sub>PHL</sub>	50	150	250	ns		14,19	10
Pulse Width Distortion	PWD	-100	20	100	ns			11,12
Dead Time Distortion (t <sub>PLH</sub> -t <sub>PHL</sub> )	DTD	-150	-40	105	ns			12,13
10% to 90% Rise Time	t <sub>R</sub>		70		ns			
90% to 10% Fall Time	t <sub>F</sub>		50		ns			
Output High Level Common Mode Transient Immunity	CM <sub>H</sub>	50	>70		kV/μs	$T_A = 25  ^{\circ}\text{C},$ $I_F = 10  \text{mA}$ $V_{CM} = 1500  \text{V}$	21	14
Output Low Level Common Mode Transient Immunity	CM <sub>L</sub>	50	>70		kV/μs	$T_A = 25  ^{\circ}\text{C},$ $I_F = 0  \text{mA}$ $V_{CM} = 1500  \text{V}$	21	15
Active Miller Clamp and Soft Shutdowi	n							
Low Level Soft Shutdown Current During Fault Condition	I <sub>SSD</sub>	22	35	48	mA	$V_{SSD} - V_{EE2} = 14 \text{ V}$	15	
Clamp Threshold Voltage	V <sub>TH_CLAMP</sub>		2.0	3.0	V			
Clamp Low Level Sinking Current	I <sub>CLAMP</sub>	0.75	1.9		Α	$V_{CLAMP} = V_{EE2} + 2.5 V$		
$V_{CC2}$ UVLO Protection (UVLO voltage $V_{U}$	<sub>VLO</sub> reference	to V <sub>E</sub> )						
V <sub>CC2</sub> UVLO Threshold Low to High	V <sub>UVLO+</sub>	11.0	12.4	13.7	V	V <sub>O</sub> > 5 V		8,16
V <sub>CC2</sub> UVLO Threshold High to Low	V <sub>UVLO</sub> -	10.1	11.3	12.8	V	$V_O < 5 V$		8,17
V <sub>CC2</sub> UVLO Hysteresis	V <sub>UVLO_HYS</sub>		1.1		V			8
V <sub>CC2</sub> to UVLO High Delay	t <sub>PLH_UVLO</sub>		10		μs			18
V <sub>CC2</sub> to UVLO Low Delay	t <sub>PHL_UVLO</sub>		10		μs			19
V <sub>CC2</sub> UVLO to V <sub>OUT</sub> High Delay	t <sub>UVLO_ON</sub>		10		μs			20
V <sub>CC2</sub> UVLO to V <sub>OUT</sub> Low Delay	t <sub>UVLO_OFF</sub>		10		μs			21

# **Electrical Specifications (continued)**

Unless otherwise specified, all Minimum/Maximum specifications are at recommended operating conditions, all voltages at input IC are referenced to  $V_{EE1}$ , all voltages at output IC referenced to  $V_{EE2}$ . All typical values at  $T_A = 25$  °C,  $V_{CC1} = 12$  V,  $V_{CC2}$ - $V_{EE2} = 20$  V,  $V_{E}$ - $V_{EE2} = 0$  V.

Parameter	Symbol	Min.	Тур.	Max.	Units	Test Conditions	Fig.	Note
Desaturation Protection (Desat voltage V <sub>DESAT</sub> refe	erence to V <sub>E</sub> )							
Desat Sensing Threshold	V <sub>DESAT</sub>	6.2	7.0	7.8	V		16	8
Desat Charging Current	I <sub>CHG</sub>	-1.2	-0.9	-0.6	mA	$V_{DESAT} = 2 V$	17	
Desat Discharging Current	I <sub>DSCHG</sub>	20	53		mA	$V_{DESAT} = 8 V$	18	
Internal Desat Blanking Time	t <sub>DESAT</sub> (BLANKING)	0.3	0.6	1.0	μs	C <sub>SSD</sub> =1 nF		22
Desat Sense to 90% SSD Delay	t <sub>DESAT(90%)</sub>		0.3		μs	_		23
Desat Sense to 10% SSD Delay	t <sub>DESAT(10%)</sub>		0.8		μs	_		24
Desat to Low Level /FAULT Signal Delay	t <sub>DESAT(/FAULT)</sub>			7.0	μs	_		25
Output Mute Time due to Desat	t <sub>DESAT(MUTE)</sub>	2.3	3.2	4.1	ms			26
Time for Input Kept Low Before Fault Reset to High	t <sub>DESAT(RESET)</sub>	2.3	3.2	4.1	ms			27


# **Package Characteristics**

Parameter	Symbol	Min.	Тур.	Max.	Units	Test Conditions	Notes
Input-Output Momentary Withstand Voltage	$V_{ISO}$	5000			$V_{RMS}$	RH < 50%, t = 1 min. $T_A = 25$ °C	28, 29, 30
Resistance (Input-Output)	$R_{I-O}$		1014		Ω	$V_{I-O} = 500 V_{DC}$	30
Capacitance (Input-Output)	$C_{I-O}$		1.3		pF	f = 1 MHz	
Thermal coefficient between LED and input IC	A <sub>EI</sub>		35.4		°C/W		
Thermal coefficient between LED and output IC	A <sub>EO</sub>		33.1		°C/W		
Thermal coefficient between input IC and output IC	A <sub>IO</sub>		25.6		°C/W		
Thermal coefficient between LED and Ambient	A <sub>EA</sub>		176.1		°C/W		
Thermal coefficient between input IC and Ambient	A <sub>IA</sub>		92		°C/W		
Thermal coefficient between output IC and Ambient	A <sub>OA</sub>		76.7		°C/W		

#### Notes

- 1. Output IC power dissipation is derated linearly above 100 °C from 580 mW to 260 mW at 125 °C.
- 2. This supply is optional. Required only when negative gate drive is implemented.
- 3. Maximum pulse width = 1  $\mu$ s, maximum duty cycle = 1%.
- 4. Maximum 500 ns pulse width if peak V<sub>DESAT</sub> > 10 V.
- 5. 15 V is the recommended minimum operating positive supply voltage (V<sub>CC2</sub> V<sub>E</sub>) to ensure adequate margin in excess of the maximum V<sub>UVLO+</sub> threshold of 13.5 V.
- For High Level Output Voltage testing, V<sub>OH</sub> is measured with a DC load current. When driving capacitive loads, V<sub>OH</sub> will approach V<sub>CC</sub> as I<sub>OH</sub> approaches zero.
- 7. Maximum pulse width = 1.0 ms, maximum duty cycle = 20%.
- 8. Once  $V_{OUT}$  of the ACPL-344JT is allowed to go high ( $V_{CC2} V_E > V_{UVLO}$ ), the DESAT detection feature of the ACPL-344JT will be the primary source of IGBT protection. UVLO is needed to ensure DESAT is functional. Once  $V_{CC2}$  exceeds  $V_{UVLO+}$  threshold, DESAT will remain functional until  $V_{CC2}$  is below  $V_{UVLO-}$  threshold. Thus, the DESAT detection and UVLO features of the ACPL-344JT work in conjunction to ensure constant IGBT protection.
- 9.  $t_{PLH}$  is defined as propagation delay from 50% of LED input  $I_F$  to 50% of High level output.
- 10. t<sub>PHL</sub> is defined as propagation delay from 50% of LED input I<sub>F</sub> to 50% of Low level output.
- 11. Pulse Width Distortion (PWD) is defined as (t<sub>PHL</sub> t<sub>PLH</sub>) of any given unit.
- 12. As measured from I<sub>F</sub> to V<sub>O</sub>.
- 13. Dead Time Distortion (DTD) is defined as (tpLH tpHL) between any two ACPL-344JT parts under the same test conditions.
- 14. Common mode transient immunity in the high state is the maximum tolerable dVCM/dt of the common mode pulse,  $V_{CM}$ , to assure that the output will remain in the high state (i.e.,  $V_{CM} > 15 V$ ).
- 15. Common mode transient immunity in the low state is the maximum tolerable  $dV_{CM}/dt$  of the common mode pulse,  $V_{CM}$ , to assure that the output will remain in a low state (i.e.,  $V_O < 1.0 \text{ V}$ ).
- 16. This is the "increasing" (i.e., turn-on or "positive going" direction) of  $V_{CC2}$   $V_E$ .
- 17. This is the "decreasing" (i.e., turn-off or "negative going" direction) of V<sub>CC2</sub> V<sub>E</sub>.
- 18. The delay time when V<sub>CC2</sub> exceeds UVLO+ threshold to UVLO High 50% of UVLO positive-going edge.
- 19. The delay time when V<sub>CC2</sub> falls below UVLO- threshold to UVLO Low 50% of UVLO negative-going edge.
- 20. The delay time when V<sub>CC2</sub> exceeds UVLO+ threshold to 50% of High level output.
- 21. The delay time when  $V_{CC2}$  falls below UVLO- threshold to 50% of Low level output.
- 22. The delay time for ACPL-344JT to respond to a DESAT fault condition without any external DESAT capacitor.
- 23. The amount of time from when DESAT threshold is exceeded to 90% of V<sub>GATE</sub> at mentioned test conditions.
- 24. The amount of time from when DESAT threshold is exceeded to 10% of V<sub>GATE</sub> at mentioned test conditions.
- 25. The amount of time from when DESAT threshold is exceeded to FAULT output Low 50% of V<sub>CC1</sub> voltage.
- 26. The amount of time when DESAT threshold is exceeded, Output is mute to LED input.
- 27. The amount of time when DESAT Mute time is expired, LED input must be kept Low for Fault status to return to High.
- 28. In accordance with UL1577, each optocoupler is proof tested by applying an insulation test voltage ≥6 000 V<sub>RMS</sub> for 1 second.
- 29. The Input-Output Momentary Withstand Voltage is a dielectric voltage rating that should not be interpreted as an input-output continuous voltage rating. For the continuous voltage rating, refer to your equipment level safety specification or IEC/EN/DIN EN 60747-5-5 Insulation Characteristics
- 30. Device considered a two terminal device: pins 1 8 shorted together and pins 9 16 shorted together.

Thermal Characteristics are based on the ground planes layout of the evaluation PCB, shown as follows:



#### **Notes on Thermal Calculation**

Application and environmental design for ACPL-344JT need to ensure that the junction temperature of the internal ICs and LED within the gate driver optocoupler do not exceed 150 °C. The following equations calculate the maximum power dissipation and corresponding effect on junction temperatures.

LED Junction Temperature =  $A_{EA}*P_E + A_{EI}*P_I + A_{EO}*P_O + T_A$ Input IC Junction Temperature =  $A_{EI}*P_E + A_{IA}*P_I + A_{IO}*P_O + T_A$ 

Output IC Junction Temperature =  $A_{EO}*P_E + A_{IO}*P_I + A_{OA}*P_O + T_A$ 

P<sub>F</sub> - LED Power Dissipation

P<sub>I</sub> - Input IC Power Dissipation

PO - Output IC Power Dissipation

# **Calculation of LED Power Dissipation**

LED Power Dissipation,  $P_E = I_{F(LED)}$  (Recommended Max) \*  $V_{F(LED)}$  (125 °C) \* Duty Cycle

Example:  $P_E = 16 \text{ mA} * 1.25 * 50\% \text{ duty cycle} = 10 \text{ mW}$ 

#### **Calculation of Input IC Power Dissipation**

Input IC Power Dissipation,  $P_I = I_{CC1 \text{ (Max)}} * V_{CC1}$  (Recommended Max)

Example:  $P_I = 6 \text{ mA} * 18 \text{ V} = 108 \text{ mW}$ 

#### **Calculation of Output IC Power Dissipation**

Output IC Power Dissipation, Po = VCC2 (Recommended Max) \* ICC2 (Max) + PHS + PLS

P<sub>HS</sub> - High Side Switching Power Dissipation

PLS - Low Side Switching Power Dissipation

$$P_{HS} = (V_{CC2} * Q_G * f_{PWM}) * R_{OH(MAX)} / (R_{OH(MAX)} + R_{GH}) / 2$$

$$P_{LS} = (V_{CC2} * Q_G * f_{PWM}) * R_{OL(MAX)} / (R_{OL(MAX)} + R_{GL}) / 2$$

Q<sub>G</sub> - IGBT Gate Charge at Supply Voltage

f<sub>PWM</sub> - LED Switching Frequency

 $R_{OH(MAX)}$  – Maximum High Side Output Impedance -  $V_{OH(MIN)}/I_{OH(MIN)}$ 

R<sub>GH</sub> - Gate Charging Resistance

 $R_{OL(MAX)}$  - Maximum Low Side Output Impedance -  $V_{OL(MIN)}/I_{OL(MIN)}$ 

R<sub>GL</sub> - Gate Discharging Resistance

#### Example:

 $R_{OH(MAX)} = (V_{CC2} - V_{OH(MIN)}) / \ I_{OH(MIN)} = 3 \ V/0.75 \ A = 4 \ \Omega$ 

 $R_{OL(MAX)} = V_{OL(MIN)} / I_{OL(MIN)} = 2.5 \text{ V/1 A} = 2.5 \Omega$ 

 $P_{HS}$  = (20 V \* 1  $\mu$ C \* 10 kHz) \* 4  $\Omega/(4~\Omega$  + 10  $\Omega)$  /2 = 28.57 mW

 $P_{LS} = (20 \text{ V} * 1 \mu\text{C} * 10 \text{ kHz}) * 2.5 \Omega/(2.5 \Omega + 10\Omega)/2 = 20 \text{ mW}$ 

 $P_0 = 20 \text{ V} * 13.6 \text{ mA} + 28.57 \text{ mW} + 20 \text{ mW} = 320.57 \text{ mW}$ 

#### **Calculation of Junction Temperature**

**LED Junction Temperature** = 176.1 °C/W \*10 mW + 35.4 °C/W \*108 mW + 33.1 \* 320.57 mW +  $T_A$  = 16.2 °C +  $T_A$ 

Input IC Junction Temperature =  $35.4 \,^{\circ}\text{C/W} \,^{*} \, 10 \, \text{mW} + 92 \,^{\circ}\text{C/W} \,^{*} \, 108 \, \text{mW} + 25.6 \,^{*} \, 320.57 \, \text{mW} + T_{A} = 18.5 \,^{\circ}\text{C} + T_{A} \,^{*$ 

**Output IC Junction Temperature** =  $33.1 \, ^{\circ}\text{C/W} \, ^{*} \, 10 \, \text{mW} + 25.6 \, ^{\circ}\text{C/W} \, ^{*} \, 108 \, \text{mW} + 76.7 \, ^{*} \, 320.57 \, \text{mW} + T_{A} = 27.7 \, ^{\circ}\text{C} + T_{A} \, ^{*} \, 10.0 \, \text{mW} + 1.0 \, \text$ 




Figure 8. I<sub>CC1</sub> across temperature




Figure 9. I<sub>CC2</sub> across temperature

12




Figure 10. I<sub>F</sub> vs. V<sub>F</sub>




Figure 11. I<sub>TH</sub> across temperature




Figure 12. V<sub>OH</sub> vs. I<sub>OH</sub>




Figure 13.  $V_{0L}$  vs.  $I_{0L}$ 




Figure 14. T<sub>P</sub> across temperature




Figure 15. I<sub>SSD</sub> vs. V<sub>SSD/</sub>




Figure 16. V<sub>DESAT</sub> Threshold across temperature




Figure 17. I<sub>CHG</sub> across temperature




Figure 18. I<sub>DCHG</sub> across temperature




Figure 19. Propagation Delay Test Circuit




Figure 20. CMR V<sub>o</sub> High Test Circuit

Figure 21. CMR V<sub>o</sub> Low Test Circuit

AVago