

# Phison Electronics Corporation TLC microSD 3.0 Memory Card Specification

(UHS-I)

Version 1.9
Document Number: S-14346

No.1, Qun-Yi Road, Jhunan, Miaoli County, Taiwan 350, R.O.C

Tel: +886-37-586-896 Fax: +886-37-587-868 E-mail: <u>sales@phison.com</u> / <u>suppport@phison.com</u>

ALL RIGHTS ARE STRICTLY RESERVED. ANY PORTION OF THIS PAPER SHALL NOT BE REPRODUCED, COPIED, OR TRANSLATED TO ANY OTHER FORMS WITHOUT PERMISSION FROM PHISON ELECTRONICS CORPORATION.



# **Revision History**

Revision	History	<b>Draft Date</b>	Remark
1.0	First release	2013/12/23	Yvonne
1.1	Add new configuration	2014/04/03	Lucas
1.2	Modify temperature range	2014/04/08	Lucas
1.3	Modify configuration & Modify power consumption	2014/05/19	Lucas
1.4	Modify power consumption	2014/05/21	Lucas
1.5	Add note in Temperature and Humidity	2014/05/22	Lucas
1.6	Modify absolute maximum rating	2014/06/03	Lucas
1.7	Add new configuration	2014/06/26	Lucas
1.8	1. Modify performance overview	2014/07/17	Lucas
	2. Add Table 4-2		
1.9	Modify performance overview	2014/07/24	Lucas
	2. Add note in card capacitance for each signal pin		
	3. Add note in tIH of SDR50 and SDR104 input timing		



# **Overview**

- Flash Type
  - Toshiba 19nm TLC
  - Toshiba A19nm TLC
- Bus Speed Mode
  - UHS-I
- Speed Class
  - Class 2/4/6/10
- Power Consumption Note
  - Power Up Current < 250uA
    - Standby Current < 1000uA
    - Read Current < 400mA
  - Write Current < 400mA
- CPRM (Content Protection for Recordable Media)

- Advanced Flash Management
  - Static and Dynamic Wear Leveling
  - Bad Block Management
- Write Protect with mechanical switch
- Supply Voltage 2.7 ~ 3.6V
- Temperature Range
  - Operation: 0°C ~ 70°C
  - Storage: -25°C ~ 85°C
- RoHS compliant
- EMI compliant

**NOTE:** Please see Chapter 5.1 Power Consumption for details.



# **Performance Overview**

Compaite	Class	11116.1	Combination	Flash (Bit-per-cell: TLC)		HDBench			trix Test 00MB
Capacity	Class	UHS-I	Controller	Density	Process	Read (KB/s)	Write (KB/s)	Read (MB/s)	Write (MB/s)
4GB	CL4	UHS-I	PS8035	32Gb*1	19nm	25,323	5,016	30.00	5.39
8GB	CL4	UHS-I	PS8035	64Gb*1	A19nm	28,864	4,823	30.13	5.19
16GB	CL10	UHS-I (Grade 1)	PS8035	64Gb*2	A19nm	43,325	10,512	45.09	13.46
32GB	CL10	UHS-I (Grade 1)	PS8035	64Gb*4	A19nm	41,888	13,000	45.55	13.75
64GB	CL10	UHS-I (Grade 1)	PS8035	64Gb*8	A19nm	41,126	14,201	43.13	15.36
4GB	CL4	UHS-I	PS8037	32Gb*1	19nm	42,265	5,039	46.00	5.40
8GB	CL4	UHS-I	PS8037	64Gb*1	19nm	41,967	5,248	45.97	5.66
8GB	CL4	UHS-I	PS8037	64Gb*1	A19nm	43,325	4,839	46.00	5.26
16GB	CL4	UHS-I	PS8037	64Gb*2	A19nm	44.772	4.795	46.01	5.17
16GB	CL10	UHS-I (Grade 1)	PS8210	64Gb*2	A19nm	79,367	12,234	83.73	13.34
32GB	CL10	UHS-I (Grade 1)	PS8210	64Gb*4	A19nm	79,657	18,223	82.44	21.66
64GB	CL10	UHS-I (Grade 1)	PS8210	64Gb*8	A19nm	78,515	19,914	87.05	22.04



# **Table of Contents**

1.	Introduction	1
1.1.	General Description	1
1.2.	Flash Management	1
1.2.1	<u> </u>	
1.2.2	Wear Leveling	1
1.2.3	Bad Block Management	2
2.	Product Specifications	3
3.	Environmental Specifications	4
3.1.	Environmental Conditions	4
4.	SD Card Comparison	
5.	Electrical Specifications	8
5.1.	Power Consumption	8
5.2.	Absolute Maximum Rating	9
5.3.	DC Characteristic	9
5.3.1	Bus Operation Conditions for 3.3V Signaling	9
5.3.2		
5.3.3	Power Up Time	11
5.4.	AC Characteristic	12
5.4.1		
5.4.2	microSD Interface Timing (High-Speed Mode)	13
5.4.3	SD Interface Timing (SDR12, SDR25, SDR50 and SDR104 Modes)	14
5.4.4	microSD Interface Timing (DDR50 Mode)	16
6.	Interface	18
6.1.	Pad Assignment and Descriptions	18
7	Physical Dimension	20



# **List of Tables**

Table 3-1 High Temperature Test Condition	4
Table 3-2 Low Temperature Test Condition	4
Table 3-3 High Humidity Test Condition	4
Table 3-4 Temperature Cycle Test	5
Table 3-5 Shock Specification	5
Table 3-6 Vibration Specification	5
Table 3-7 Drop Specification	5
Table 3-8 Bending Specification	5
Table 3-9 Torque Specification	5
Table 3-10 Contact ESD Specification	6
Table 4-1 Comparing SD3.0 Standard, SD3.0 SDHC and SD3.0 SDXC	7
Table 4-2 Comparing UHS Speed Grade Symbols	7
Table 5-1 Power Consumption of microSD card	
Table 5-2 Threshold Level for High Voltage Range	9
Table 5-3 Peak Voltage and Leakage Current	9
Table 5-4 Threshold Level for 1.8V Signaling	10
Table 5-5 Input Leakage Current for 1.8V Signaling	10
Table 5-6 Clock Signal Timing	14
Table 5-7 Output Timing of Fixed Data Window (SDR12, SDR25, SDR50 and SDR104 Modes)	15
Table 5-8 Output Timing of Variable Window (SDR104)	16
Table 5-9 Bus Timings – Parameters Values (DDR50 Mode)	17
Table 6-1 microSD Memory Card Pad Assignment	12



# 1. INTRODUCTION

# 1.1. General Description

The Micro Secure Digital (microSD) card version 3.0 is fully compliant with the standards released by the SD Card Association. The Command List supports [Part 1 Physical Layer Specification Ver3.01 Final] definitions. Card capacities of non-secure area and secure area support [Part 3 Security Specification Ver3.0 Final] Specifications.

The microSD 3.0 card comes with an 8-pin interface, designed to operate at a maximum frequency of 208MHz. It can alternate communication protocol between the SD mode and SPI mode. It performs data error detection and correction with very low power consumption. The Card capacity could be more than 64GB and up to 2TB in the future with ex-FAT file system, which is called SDXC (Extended Capacity SD Memory Card).

Micro Secure Digital 3.0 cards are one of the most popular cards today due to its high performance, good reliability and wide compatibility.

# 1.2. Flash Management

### 1.2.1. Error Correction Code (ECC)

Flash memory cells will deteriorate with use, which might generate random bit errors in the stored data. Thus, microSD card applies the BCH ECC Algorithm, which can detect and correct errors occur during Read process, ensure data been read correctly, as well as protect data from corruption.

### 1.2.2. Wear Leveling

NAND Flash devices can only undergo a limited number of program/erase cycles, and in most cases, the flash media are not used evenly. If some area get updated more frequently than others, the lifetime of the device would be reduced significantly. Thus, Wear Leveling technique is applied to extend the lifespan of NAND Flash by evenly distributing write and erase cycles across the media.

Phison provides advanced Wear Leveling algorithm, which can efficiently spread out the flash usage through the whole flash media area. Moreover, by implementing both dynamic and static Wear Leveling algorithms, the life expectancy of the NAND Flash is greatly improved.



### 1.2.3. Bad Block Management

Bad blocks are blocks that include one or more invalid bits, and their reliability is not guaranteed. Blocks that are identified and marked as bad by the manufacturer are referred to as "Initial Bad Blocks". Bad blocks that are developed during the lifespan of the flash are named "Later Bad Blocks". Phison implements an efficient bad block management algorithm to detect the factory-produced bad blocks and manages any bad blocks that appear with use. This practice further prevents data being stored into bad blocks and improves the data reliability.



### 2. PRODUCT SPECIFICATIONS

- Support SD system specification version 3.0
- Card capacity of non-secure area and secure area support [Part 3 Security Specification
   Ver3.0 Final] Specifications
- Support SD SPI mode
- Designed for read-only and read/write cards
- Bus Speed Mode (use 4 parallel data lines)
  - Non-UHS Mode
    - Default speed mode: 3.3V signaling, frequency up to 25MHz, up to 12.5 MB/sec
    - High speed mode: 3.3V signaling, frequency up to 50MHz, up to 25 MB/sec
  - UHS Mode
    - SDR12: SDR up to 25MHz, 1.8V signaling
    - SDR25: SDR up to 50MHz, 1.8V signaling
    - SDR50: 1.8V signaling, frequency up to 100MHz, up to 50 MB/sec
    - SDR104: 1.8V signaling, frequency up to 208MHz, up to 104MB/sec
    - DDR50: 1.8V signaling, frequency up to 50MHz, sampled on both clock edges, up to 50 MB/sec
  - **NOTES:** 1. Timing in 1.8V signaling is different from that of 3.3V signaling.
    - 2. To properly run the UHS mode, please ensure the device supports UHS-I mode.
- The command list supports [Part 1 Physical Layer Specification Ver3.1 Final] definitions
- Copyrights Protection Mechanism
  - Compliant with the highest security of CPRM standard
- Support CPRM (Content Protection for Recordable Media) of SD Card
- Card removal during read operation will never harm the content
- Password Protection of cards (optional)
- Write Protect feature using mechanical switch
- Built-in write protection features (permanent and temporary)
- +4KV/-4KV ESD protection in contact pads
- Operation voltage range: 2.7 ~ 3.6V
- Support Dynamic and Static Wear Leveling
- Dimension: 15mm (L) x 11mm (W) x 1mm (H)



# 3. ENVIRONMENTAL SPECIFICATIONS

### 3.1. Environmental Conditions

### Temperature and Humidity

Temperature Range (NOTE)

■ Operational: 0°C ~ 70°C

■ Storage: -25°C ~ 85°C

**NOTE:** we suggest that customer use SD/micro SD card during the temperature range for better reliability.

Humidity

■ Operational: RH = 93% under 25°C

■ Diamond grade: RH = 93% under 40°C

**Table 3-1 High Temperature Test Condition** 

	Temperature	Humidity	Test Time
Operation	85°C	0% RH	96 hours
Storage	85°C	0% RH	500 hours

**Result:** No any abnormality is detected.

**Table 3-2 Low Temperature Test Condition** 

	Temperature	Humidity	Test Time
Operation	-25°C	0% RH	96 hours
Storage	-40°C	0% RH	168 hours

Result: No any abnormality is detected.

**Table 3-3 High Humidity Test Condition** 

	Temperature	Humidity	Test Time
Operation	25°C	95% RH	1 hour
Storage	40°C	93% RH	500 hours

**Result:** No any abnormality is detected.

**Table 3-4 Temperature Cycle Test** 

	Temperature	Test Time	Cycle
Operation	-25°C	30 min	10 Cycles
Operation	85°C 30 min		10 Cycles
Stores	-40°C	30 min	10 Ovolos
Storage	85°C	30 min	10 Cycles

**Result:** No any abnormality is detected.

### Shock

**Table 3-5 Shock Specification** 

	Acceleration Force	Half Sin Pulse Duration
microSD card	500G	2ms

**Result:** No any abnormality is detected when power on.

### Vibration

**Table 3-6 Vibration Specification** 

	Cond	Vibration Orientation	
	Frequency/Displacement	Frequency/Acceleration	vibration Orientation
microSD card	20Hz~80Hz/1.52mm	80Hz~2000Hz/20G	X, Y, Z axis/30 min for each

Result: No any abnormality is detected when power on.

### Drop

**Table 3-7 Drop Specification** 

	Height of Drop	Number of Drop
microSD card	150cm free fall	6 face of each unit

Result: No any abnormality is detected when power on.

### Bending

**Table 3-8 Bending Specification** 

	Force	Action
microSD card	≥ 10N	Hold 1min/5 times

**Result:** No any abnormality is detected when power on.

### Torque

**Table 3-9 Torque Specification** 

	Force	Action
microSD card	0.1N-m or +/-2.5 deg	Hold 30 seconds/5 times

**Result:** No any abnormality is detected when power on.



# Electrostatic Discharge (ESD)

### **Table 3-10 Contact ESD Specification**

	Condition	Result	
	Contact: +/- 4KV each item 5 times	DACC	
microSD card	Air: +/- 15KV 5 times	PASS	

# **EMI Compliance**

FCC: CISPR22CE: EN55022BSMI 13438



# 4. SD CARD COMPARISON



Table 4-1 Comparing SD3.0 Standard, SD3.0 SDHC and SD3.0 SDXC

	SD3.0 SDSC (Backward compatible to 2.0 host)	SD3.0 SDHC (Backward compatible to 2.0 host)	SD3.0 SDXC	
File System	FAT 12/16	FAT32	exFAT	
Addressing Mode	Byte (1 byte unit)	Block (512 byte unit)	Block (512 byte unit)	
HCS/CCS bits of ACMD41	Support	Support	Support	
CMD8 (SEND_IF_COND)	Support	Support	Support	
CMD16 (SET_BLOCKLEN)	Support	Support (Only CMD42)	Support (Only CMD42)	
Partial Read	Support	Not Support	Not Support	
Lock/Unlock Function	Mandatory	Mandatory	Mandatory	
Write Protect Groups	Optional	Not Support	Not Support	
Supply Voltage 2.7v – 3.6v (for operation)	Support	Support	Support	
Total Bus Capacitance for each signal line	40pF	40pF	40pF	
CSD Version (CSD_STRUCTURE Value)	1.0 (0x0)	2.0 (0x1)	2.0 (0x1)	
Speed Class	Optional	Mandatory (Class 2 / 4 / 6 / 10)	Mandatory (Class 2 / 4 / 6 / 10)	

**Table 4-2 Comparing UHS Speed Grade Symbols** 

	U1 ( UHS Speed Grade 1)	U3 ( UHS Speed Grade 3)
Operable Under	*UHS-I Bus I/F, UH	S-II Bus I/F
SD Memory Card	SDHC UHS-I and UHS-II, SDX	(C UHS-I and UHS-II
Mark	U	3
Performance	10 MB/s minimum write speed	30 MB/s minimum write speed
Applications	Full higher potential of recording real-time broadcasts and capturing large-size HD videos.	Capable of recording 4K2K video.

<sup>\*</sup>UHS (Ultra High Speed), the fastest performance category available today, defines bus-interface speeds up to 312 Megabytes per second for greater device performance. It is available on SDXC and SDHC memory cards and devices.



# 5. ELECTRICAL SPECIFICATIONS



# **5.1. Power Consumption**

The table below is the power consumption of microSD card with different flash memory types.

Table 5-1 Power Consumption of microSD card

Flash	Mode	' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' '		Max. Read Current (mA)	Max. Write Current (mA)
Default S	peed Mode	250	1000	150 @ 3.6V	150 @ 3.6V
High Spo	High Speed Mode		1000	200 @ 3.6V	200 @ 3.6V
LILIC I Mada	UHS50/DDR50	250	1000	400 @ 3.6V	400 @ 3.6V
UHS-I Mode	UHS104	250	1000	400 @ 3.6V	400 @ 3.6V

### **NOTES:**

- 1. Power consumptions are measured at room temperature.
- 2. Power consumption of Max. Standby Current is for microSD cards under and including 64GB only. For 128GB and 256GB, the power consumption is to be determined.



# **5.2. Absolute Maximum Rating**

Item	Symbol	Parameter	MIN	MAX	Unit
1	Та	Operating Temperature	0	+70	$^{\circ}\!\mathbb{C}$
2	Tst	Storage Temperature	-25	+85	$^{\circ}\!\mathbb{C}$

Parameter	Symbol	Min	MAX	Unit
Operating Temperature	Ta	0	+70	$^{\circ}\!\mathrm{C}$
V <sub>DD</sub> Voltage	$V_{DD}$	2.7	3.6	V

# **5.3. DC Characteristic**

# **5.3.1. Bus Operation Conditions for 3.3V Signaling**

Table 5-2 Threshold Level for High Voltage Range

Parameter	Symbol	Min.	Max	Unit	Condition
Supply Voltage	VDD	2.7	3.6	V	
Output High Voltage	VOH	0.75*VDD		V	IOH=-2mA VDD Min
Output Low Voltage	VOL		0.125*VDD	V	IOL=2mA VDD Min
Input High Voltage	VIH	0.625*VDD	VDD+0.3	V	
Input Low Voltage	VIL	VSS-0.3	0.25*VDD	V	
Power Up Time			250	ms	From 0V to V <sub>DD</sub> min

**Table 5-3 Peak Voltage and Leakage Current** 

Parameter	Symbol	Min	Max.	Unit	Remarks	
Peak voltage on all lines		-0.3	V <sub>DD</sub> +0.3	V		
All Inputs						
Input Leakage Current		-10	10	uA		
All Outputs						
Output Leakage Current		-10	10	uA		



# Table 5-4 Threshold Level for 1.8V Signaling

Parameter	Symbol	Min.	Max	Unit	Condition
Supply Voltage	$V_{DD}$	2.7	3.6	V	
Regulator Voltage	V <sub>DDIO</sub>	1.7	1.95	V	Generated by V <sub>DD</sub>
Output High Voltage	VOH	1.4	-	V	IOH=-2mA
Output Low Voltage	VOL	-	0.45	V	IOL=2mA
Input High Voltage	VIH	1.27	2.00	V	
Input Low Voltage	VIL	V <sub>ss</sub> -0.3	0.58	V	

### Table 5-5 Input Leakage Current for 1.8V Signaling

Parameter	Symbol	Min	Max.	Unit	Remarks
Input Leakage Current		-2	2	uA	DAT3 pull-up is disconnected.

# **5.3.2. Bus Signal Line Load**

# **Bus Operation Conditions – Signal Line's Load**

Total Bus Capacitance = CHOST + CBUS + N CCARD


Star Bas capacitaines Circuit Costan							
Parameter	symbol	Min	Max	Unit	Remark		
Pull-up resistance	R <sub>CMD</sub> R <sub>DAT</sub>	10	100	kΩ	to prevent bus floating		
Total bus capacitance for each signal					1 card		
line	CL		40	pF	C <sub>HOST</sub> +C <sub>BUS</sub> shall		
					not exceed 30 pF		
Card Capacitance for each signal pin	C <sub>CARD</sub>		10 <sup>1</sup>	pF			
Maximum signal line inductance			16	nH			
Pull-up resistance inside card (pin1)	D	10	90	kΩ	May be used for card		
run-up resistance miside card (pm1)	R <sub>DAT3</sub>	10	30	K22	detection		
Capacity Connected to Power Line	C <sub>C</sub>		5	uF	To prevent inrush current		

<sup>&</sup>lt;Note 1> PS8210 is SD and eMMC(4.51) controller, so the maximum of eMMC capacitance will be 12pF.



### 5.3.3. Power Up Time

Host needs to keep power line level less than 0.5V and more than 1ms before power ramp up.



### **Power On or Power Cycle**

Followings are requirements for Power on and Power cycle to assure a reliable SD Card hard reset.

- (1) Voltage level shall be below 0.5V.
- (2) Duration shall be at least 1ms.

### **Power Supply Ramp Up**

The power ramp up time is defined from 0.5V threshold level up to the operating supply voltage which is stable between VDD (min.) and VDD (max.) and host can supply SDCLK.

Followings are recommendations of Power ramp up:


- (1) Voltage of power ramp up should be monotonic as much as possible.
- (2) The minimum ramp up time should be 0.1ms.
- (3) The maximum ramp up time should be 35ms for 2.7-3.6V power supply.
- (4) Host shall wait until VDD is stable.
- (5) After 1ms VDD stable time, host provides at least 74 clocks before issuing the first command.

### **Power Down and Power Cycle**


- (1) When the host shuts down the power, the card V<sub>DD</sub> shall be lowered to less than 0.5Volt for a minimum period of 1ms. During power down, DAT, CMD, and CLK should be disconnected or driven to logical 0 by the host to avoid a situation that the operating current is drawn through the signal lines.
- (2) If the host needs to change the operating voltage, a power cycle is required. Power cycle means the power is turned off and supplied again. Power cycle is also needed for accessing cards that are already in *Inactive State*. To create a power cycle the host shall follow the power down description before power up the card (i.e. the card V<sub>DD</sub> shall be once lowered to less than 0.5Volt for a minimum period of 1ms).



### 5.4. AC Characteristic



# **5.4.1.microSD Interface Timing (Default)**




**Parameter** Symbol Min Max Unit Remark Clock CLK (All values are referred to  $min(V_{IH})$  and  $max(V_{IL})$ Clock frequency Data Transfer  $f_{\text{PP}}$ 10 pF  $C_{card} \le$ 0 25 MHz Mode (1 card) Clock frequency Identification  $C_{card} \le 10 pF$ 400  $0_{(1)}/100$  $f_{OD}$ kHz Mode (1 card)  $C_{card} \le 10 pF$ Clock low time 10  $\mathsf{t}_\mathsf{WL}$ ns (1 card)  $C_{card} \le 10 \overline{pF}$ Clock high time 10 ns  $\mathsf{t}_\mathsf{WH}$ (1 card)  $C_{card} \le 10 pF$ Clock rise time 10 ns  $t_{\mathsf{TLH}}$ (1 card)  $C_{card} \le 10 pF$ Clock fall time 10 ns  $t_{\mathsf{THL}}$ (1 card)



Inputs CMD, DAT (referenced to CLK)							
Input set-up time	t <sub>ISU</sub>	5		ns	C <sub>card</sub> ≤ 10 pF (1 card)		
Input hold time	t <sub>IH</sub>	5		ns	C <sub>card</sub> ≤ 10 pF (1 card)		
Outpu	its CMD, DA	T (reference	ed to CLK)				
Output Delay time during Data Transfer Mode	t <sub>odly</sub>	0	14	ns	C <sub>L</sub> ≤40 pF (1 card)		
Output Delay time during Identification Mode	t <sub>ODLY</sub>	0	50	ns	C <sub>L</sub> ≤40 pF (1 card)		

<sup>(1)</sup> OHz means to stop the clock. The given minimum frequency range is for cases where continuous clock is required.

# **5.4.2.microSD Interface Timing (High-Speed Mode)**




Parameter	Symbol	Min	Max	Unit	Remark				
Clock CLK (All values are referred to $min(V_{IH})$ and $max(V_{IL})$									
Clock frequency Data Transfer Mode	$f_{PP}$	0	50	MHz	C <sub>card</sub> ≤ 10 pF (1 card)				
Clock low time	t <sub>wL</sub>	7		ns	$C_{card} \le 10 \text{ pF}$ (1 card)				
Clock high time	t <sub>wh</sub>	7		ns	$C_{card} \le 10 pF$ (1 card)				
Clock rise time	t <sub>TLH</sub>		3	ns	C <sub>card</sub> ≤ 10 pF (1 card)				
Clock fall time	t <sub>THL</sub>		3	ns	C <sub>card</sub> ≤ 10 pF (1 card)				
Inputs CMD, DAT (referenced to CLK)									
Input set-up time	t <sub>ISU</sub>	6		ns	$C_{card} \le 10 pF$				



					(1 card)
Input hold time	t <sub>IH</sub>	2		ns	C <sub>card</sub> ≤ 10 pF (1 card)
Outpu	its CMD, DA	T (reference	ed to CLK)		
Output Delay time during Data Transfer Mode	t <sub>odly</sub>		14	ns	C <sub>L</sub> ≤ 40 pF (1 card)
Output Hold time	Тон	2.5		ns	C <sub>L</sub> ≤ 15 pF (1 card)
Total System capacitance of each line <sup>1</sup>	$C_L$		40	pF	CL ≤ 15 pF (1 card)

<sup>(1)</sup> In order to satisfy severe timing, the host shall drive only one card.

# 5.4.3.SD Interface Timing (SDR12, SDR25, SDR50 and SDR104 Modes) <a href="mailto:lnput">lnput</a>




**Table 5-6 Clock Signal Timing** 

Symbol	Min	Max	Unit	Remark
tCLK	4.80	-	ns	208MHz (Max.), Between rising edge, VCT= 0.975V
tCR, tCF	-	0.2* tCLK	ns	tCR, tCF < 2.00ns (max.) at 100MHz, CCARD=10pF
Clock Duty	30	70	%	



### SDR50 and SDR104 Input Timing




**Card Input Timing** 

Symbol	Min	Max	Unit	SDR104 Mode
tIS	1.40	-	ns	CCARD =10pF, VCT= 0.975V
tIH	$0.80^{1}$	1	ns	CCARD = 5pF, VCT= 0.975V
Symbol	Min	Max	Unit	SDR50 Mode
tIS	3.00	-	ns	CCARD =10pF, VCT= 0.975V
tIH	$0.80^{1}$	-	ns	CCARD = 5pF, VCT= 0.975V

<Note 1> PS8210 is SD and eMMC(4.51) controller, so the maximum CCARD becomes 12pF and minimum of tIH will be 1.10 ns.

### Output(SDR12, SDR25, SDR50 and SDR104 Modes)



**Output Timing of Fixed Data Window** 

Table 5-7 Output Timing of Fixed Data Window (SDR12, SDR25, SDR50 and SDR104 Modes)

Symbol	Min	Max	Unit	Remark
tODLY	-	7.5	ns	tCLK>=10.0ns, CL=30pF, using driver Type B, for SDR50
tODLY	-	14	ns	tCLK>=20.0ns, CL=40pF, using driver Type B, for SDR25 and SDR12,
TOH	1.5	-	ns	Hold time at the tODLY (min.), CL=15pF



# Output(SDR12, SDR25 and SDR50)





Table 5-8 Output Timing of Variable Window (SDR104)


Symbol	Min	Max	Unit	Remark
tOP	0	2	Ul	Card Output Phase
∆ tOP	-350	+1550	ps	Delay variable due to temperature change after tuning
tODW	0.60	-	UI	tODW = 2.88ns at 208MHz

# **5.4.4. microSD Interface Timing (DDR50 Mode)**



**Clock Signal Timing** 

Symbol	Min	Max	Unit	Remark
tCLK	20	-	ns	50MHz (Max.), Between rising edge
tCR, tCF	-	0.2* tCLK	ns	tCR, tCF < 4.00ns (max.) at 50MHz, CCARD=10pF
Clock Duty	45	55	%	



Timing Diagram DAT Inputs/Outputs Referenced to CLK in DDR50 Mode

Table 5-9 Bus Timings – Parameters Values (DDR50 Mode)

Parameter	Symbol	Min	Max	Unit	Remark					
Input CMD (referenced to CLK rising edge)										
Input set-up time	t <sub>ISU</sub>	6	-	ns	C <sub>card</sub> ≤ 10 pF (1 card)					
Input hold time	t <sub>IH</sub>	0.8	-	ns	C <sub>card</sub> ≤ 10 pF (1 card)					
Output (	CMD (referer	nced to CLK	(rising edge)							
Output Delay time during Data Transfer Mode	t <sub>odly</sub>		13.7	ns	C <sub>L</sub> ≤30 pF (1 card)					
Output Hold time	Тон	1.5	-	ns	C <sub>L</sub> ≥15 pF (1 card)					
Inputs DAT (re	eferenced to	CLK rising	and falling edge	es)						
Input set-up time	t <sub>ISU2x</sub>	3	-	ns	C <sub>card</sub> ≤ 10 pF (1 card)					
Input hold time	t <sub>IH2x</sub>	0.8	-	ns	$C_{card} \le 10 pF$ (1 card)					
Outputs DAT (	Outputs DAT (referenced to CLK rising and falling edges)									
Output Delay time during Data Transfer Mode	t <sub>ODLY2x</sub>	-	7.0	ns	C <sub>L</sub> ≤25 pF (1 card)					
Output Hold time	T <sub>OH2x</sub>	1.5	-	ns	C <sub>L</sub> ≥15 pF (1 card)					



# 6. INTERFACE

# **6.1. Pad Assignment and Descriptions**




Table 6-1 microSD Memory Card Pad Assignment

n in	SD Mode				SPI Mode				
pin	Name	Type <sup>1</sup> Description		Name	Туре	Description			
1	DAT2	I/O/PP	Data Line [bit2]	RSV					
2	CD/DAT3 <sup>2</sup>	I/O/PP <sup>3</sup>	Card Detect/ Data Line [bit3]	cs	I <sup>3</sup>	Chip Select (net true)			
3	CMD	PP	Command/Response	DI	1	Data In			
4	$V_{DD}$	S	Supply voltage	$V_{DD}$	S	Supply voltage			
5	CLK	1	Clock	SCLK	ı	Clock			
6	$V_{SS}$	S	Supply voltage ground	$V_{SS}$	S	Supply voltage ground			
7	DAT0	I/O/PP	Data Line [bit0]	DO	O/PP	Data Out			
8	DAT1	I/O/PP	Data Line [bit1]	RSV					

- (1) S: power supply, I: input; O: output using push-pull drivers; PP: I/O using push-pull drivers.
- (2) The extended DAT lines (DAT1-DAT3) are input on power up. They start to operate as DAT lines after SET\_BUS\_WIDTH command. The Host shall keep its own DAT1-DAT3 lines in input mode as well while they are not used. It is defined so in order to keep compatibility to MultiMedia Cards.
- (3) At power up, this line has a 50KOhm pull up enabled in the card. This resistor serves two functions: Card detection and Mode Selection. For Mode Selection, the host can drive the line high or let it be pulled high to select SD mode. If the host wants to select SPI mode, it should drive the line low. For Card detection, the host detects that the line is pulled high. This pull-up should be disconnected by the user during regular data transfer with SET\_CLR\_CARD\_DETECT (ACMD42) command.




Name	Width	Description				
CID	120b:±	Card identification number; card individual number for identification.				
CID	128bit	Mandatory				
RCA <sup>1</sup>	16bit	Relative card address; local system address of a card, dynamically suggested				
RCA	10010	by the card and approved by the host during initialization. Mandatory				
DSR	16bit	Driver Stage Register; to configure the card's output drivers. <b>Optional</b>				
CCD	120b:±	Card Specific Data; information about the card operation conditions.				
CSD	128bit	Mandatory				
CCD	C4bi+	SD Configuration Register; information about the SD Memory Card's Special				
SCR	64bit	Features capabilities Mandatory				
OCR	32bit	Operation conditions register. Mandatory.				
CCD	F43b:±	SD Status; information about the card proprietary features				
SSR	512bit	Mandatory				
OCD	22hi+	Card Status; information about the card status				
OCR	32bit	Mandatory				

<sup>(1)</sup> RCA register is not used (or available) in SPI mode.



# 7. PHYSICAL DIMENSION

Dimension: 15mm(L) x 11mm(W) x 1mm(H)



	~~			
SYMBOL	COMMON	NOM	MAX	NOTE
A	MN			NOIE
	10.90	11.00	11.10	
A1 A2	9.60	9.70	9.80	BASIC
A3	7.60	7.70	7.80	BASIC
A4	7.00		7.00	BASIC
A5	0.75	1.10 0.80	0.85	BASIC
A6	0.75	0.00	8.50	
A7	0.90	_	0.30	
A8	0.60	0.70	0.80	
A9	0.80	0.70	0.00	
A10	1.35	1.40	1.45	
A11	6.50	6.60	6.70	
A12	0.50	0.55	0.60	
A13	0.40	0.45	0.50	
В	14.90	15.00	15.10	
B1	6.30	6.40	6.50	
B2	1.64	1.84	2.04	
B3	1.30	1.50	1.70	
B4	0.42	0.52	0.62	
B5	2.80	2.90	3.00	
B6	5.50	-	-	
B7	0.20	0.30	0.40	
B8	1.00	1.10	1.20	
B9	-	-	9.00	. (
B10	7.80	7.90	8.00	
B11	1.10	1.20	1.30	
B12	3.60	3.70	3.80	
B13	2.80	2.90	3.00	
B14	8.20	-	-	
B15	-	-	6.20	
C	0.90	1.00	1.10	
C1	0.60	0.70	0.80	
œ	0.20	0.30	0.40	
cs	0.00	- /	0.15	þ.
D1	1.00			
D2	1.00			
		-	7	
D3	1.00	0.40	- 0.00	
R1 R2	0.20	0.40	0.60	
R3		0.40	0.60	
R4	0.70	0.80	0.90	
R5	0.70	0.80	0.90	
R6	0.60	0.80	0.90	
	29.50	30.00	30.50	
R7 R10	28.00	0.20	30.00	
R11	-	0.20	-	
R17	0.10	0.20	0.30	
R18	0.10	0.40	0.60	
R19	0.05	-	0.20	
	4			
R20	<u> </u>	-	0.15	
α	133°	135°	137º	
333			0.10	

### Notes:

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
- 2. DIMENSIONS ARE IN MILLIMETERS.
- 3. COPLANARITY IS ADDITIVE TO C1 MAX THICKNESS.
- 4. ALL EDGES SHALL NOT BE SHARP AS TESTED PER UL1439 "Test for Sharpness of Edges on Equipment."
- Refer to Appendix E about test method of warpage.