

## 8-Channel Serial to Parallel Converter with High Voltage Push-Pull Outputs, POL, Hi-Z, and Short Circuit Detect

### Features

- ❑ HVCMOS, technology
- ❑ Operating output voltage of 250V
- ❑ Low power level shifting from 5V to 250V
- ❑ Shift register speed 8MHz @  $V_{DD} = 5V$
- ❑ 8 latch data outputs
- ❑ Output polarity and blanking
- ❑ CMOS compatible inputs
- ❑ Output short circuit detect
- ❑ Output high-Z control

### Applications

- ❑ Piezoelectric transducer driver
- ❑ Weaving applications
- ❑ Braille
- ❑ Printers
- ❑ MEMs
- ❑ Displays

### General Description

The HV513 is a low voltage serial to high voltage parallel converter with 8 high voltage push-pull outputs. This device has been designed to drive small capacitive loads such as piezoelectric transducers. It can also be used in any application requiring multiple high voltage outputs, with medium current source and sink capabilities.


The device consists of an 8-bit shift register, 8 latches, and control logic to perform the polarity select and blanking of the outputs. Data is shifted through the shift register on the low to high transition of the clock. A data output buffer is provided for cascading devices. Operation of the shift register is not affected by the  $\overline{LE}$ ,  $\overline{BL}$ ,  $\overline{POL}$ , or the  $\overline{HI-Z}$  control inputs. Transfer of data from the shift register to the latch occurs when the  $\overline{LE}$  is high. The data in the latch is stored when  $\overline{LE}$  is low. A high-Z,  $\overline{HI-Z}$ , pin is provided to set all the outputs in a high-Z state.

All outputs have short circuit protection that detects if the outputs have reached the required output state. If output does not track the required state, then the  $\overline{SHORT}$  pin will be low. This output will pulse low during the output transition period under normal operation; see SC Timing Diagram for details.

All outputs will have a break-before-make circuitry to reduce cross-over current during output state changes.

The  $\overline{POL}$ ,  $\overline{BL}$ ,  $\overline{LE}$ , and  $\overline{HI-Z}$  inputs have an internal pull up resistor.

### Application Diagram



## DC Electrical Characteristics (Over operating supply voltages unless otherwise noted)

| Symbol    | Parameter                         | Min        | Typ         | Max  | Units   | Conditions                                       |
|-----------|-----------------------------------|------------|-------------|------|---------|--------------------------------------------------|
| $I_{DD}$  | $V_{DD}$ supply current           |            |             | 4    | mA      | $f_{CLK}=8\text{MHz}$ , $\overline{LE}=LOW$      |
| $I_{DDQ}$ | Quiescent $V_{DD}$ supply current |            |             | 0.1  | mA      | All $V_{IN}=V_{DD}$                              |
|           |                                   |            |             | 2.0  |         | All $V_{IN}=0V$                                  |
| $I_{PP}$  | $V_{PP}$ supply current           |            |             | 100  | $\mu A$ | $V_{PP}=250V$ , $f_{OUT}=300\text{Hz}$ , no load |
| $I_{PPQ}$ | Quiescent $V_{PP}$ supply current |            |             | 100  | $\mu A$ | $V_{PP}=240V$ , outputs static                   |
| $I_{IH}$  | High-level logic input current    |            |             | 10   | $\mu A$ | $V_{IH}=V_{DD}$                                  |
| $I_{IL}$  | Low-level logic input current     |            |             | -10  | $\mu A$ | $V_{IL}=0V$                                      |
|           |                                   |            |             | -350 |         | $V_{IL}=0V$ , for inputs w/pull-up resistors     |
| $V_{OH}$  | High-level output                 | $H_{VOUT}$ | 140         |      | V       | $V_{PP}=200V$ , $I_{HVOUT}=-20\text{mA}$         |
|           |                                   | Data out   | $V_{DD}-1V$ |      |         | $I_{DOUT}=-0.1\text{mA}$                         |
| $V_{OL}$  | Low-level output                  | $H_{VOUT}$ |             | 60   | V       | $V_{DD}=4.5V$ , $I_{HVOUT}=20\text{mA}$          |
|           |                                   | Data out   |             | 1.0  |         | $I_{DOUT}=0.1\text{mA}$                          |

## AC Electrical Characteristics (Over operating supply voltages unless otherwise noted)

| Symbol              | Parameter                                 | Min | Typ | Max  | Units   | Conditions                                                     |
|---------------------|-------------------------------------------|-----|-----|------|---------|----------------------------------------------------------------|
| $f_{CLK}$           | Clock frequency                           | 0   |     | 8    | MHz     |                                                                |
| $f_{OUT}$           | Output switching frequency (SOA limited)  |     | 300 |      | Hz      | $C_L=50\text{nF}$ , $V_{PP}=200V$                              |
| $t_W$               | Clock width high and low                  | 62  |     |      | ns      |                                                                |
| $t_{SU}$            | Data setup time before clock rises        | 15  |     |      | ns      |                                                                |
| $t_H$               | Data hold time after clock rises          | 30  |     |      | ns      |                                                                |
| $t_{WLE}$           | Width of latch enable pulse               | 80  |     |      | ns      |                                                                |
| $t_{DLE}$           | LE delay time after rising edge of clock  | 35  |     |      | ns      |                                                                |
| $t_{SLE}$           | LE setup time before rising edge of clock | 40  |     |      | ns      |                                                                |
| $t_{OR}$ , $t_{OF}$ | Rise/fall time of $HV_{OUT}$              |     |     | 1000 | $\mu s$ | $C_L=100\text{nF}$ , $V_{PP}=200V$                             |
| $t_{d ON/OFF}$      | Delay time for output to start rise/fall  |     |     | 500  | ns      |                                                                |
| $t_{DHL}$           | Delay time clock to $D_{OUT}$ high to low |     |     | 110  | ns      | $C_L=15\text{pF}$                                              |
| $t_{DLH}$           | Delay time clock to $D_{OUT}$ low to high |     |     | 110  | ns      | $C_L=15\text{pF}$                                              |
| $t_R$ , $t_F$       | All logic inputs                          |     |     | 5    | ns      |                                                                |
| $t_{SD}$            | Output short circuit detection            |     |     | 500  | ns      | Short to output fall of $\overline{SHORT}$ , $C_L=15\text{pF}$ |
| $t_{SC}$            | Output short circuit clear                |     |     | 3000 | ns      | Short clear to output rise of $\overline{SHORT}$               |
| $t_{HI-Z}$          | Output high-Z state                       |     |     | 500  | ns      |                                                                |

## Absolute Maximum Ratings<sup>1</sup>

|                                                 |                        |
|-------------------------------------------------|------------------------|
| Supply Voltage, $V_{DD}$                        | -0.5V to 6V            |
| Supply Voltage, $V_{PP}$                        | $V_{DD}$ to 275V       |
| Logic input levels                              | -0.5V to $V_{DD}+0.5V$ |
| Ground current <sup>2</sup>                     | 0.3A                   |
| High voltage supply current <sup>2</sup>        | 0.25A                  |
| Continuous total power dissipation <sup>3</sup> | 750mW                  |
| Operating temperature range                     | -40°C to +85°C         |
| Storage temperature range                       | -65°C to +150°C        |

1. All voltages are referenced to GND.

2. Connection to all power and ground pads is required. Duty cycle is limited by the total power dissipated in the package.

3. For operation above 25°C ambient derate linearly to 85°C at 12mW/°C.

## Ordering Information

| Device | Part Number | Package     |
|--------|-------------|-------------|
| HV513  | HV513K7-G   | 32-Lead QFN |
| HV513  | HV513WG     | 24-Lead SOW |
| HV513  | HV513WG-G   | 24-Lead SOW |

-G indicates package is RoHS compliant ('Green')




# Operating Supply Voltages

| Symbol   | Parameter                      | Min          | Typ | Max      | Units | Conditions |
|----------|--------------------------------|--------------|-----|----------|-------|------------|
| $V_{DD}$ | Logic supply voltage           | 4.5          | 5.0 | 5.5      | V     |            |
| $V_{PP}$ | High voltage supply            | 50           |     | 250      | V     | Note 1     |
| $V_{IH}$ | High-level input voltage       | $V_{DD}-0.9$ |     | $V_{DD}$ | V     |            |
| $V_{IL}$ | Low-level input voltage        | 0            |     | 0.9      | V     |            |
| $T_A$    | Operating free-air temperature | -40          |     | +85      | °C    |            |


**Notes:**

- Below minimum  $V_{PP}$  the output may not switch.
  - Power-up sequence should be the following:**
    - Connect ground.
    - Apply  $V_{DD}$ .
    - Set all inputs (Data, CLK, Enable, etc.) to a known state.
    - Apply  $V_{PP}$ .
- Power-down sequence should be the reverse of the above.


# Input and Output Equivalent Circuits



## Switching Waveforms




## Short Circuit Detect Detail Timing (HV513)



**Note:** For  $V_{PP}$  greater than 150V:

- Short detect output will flag short conditions
  - $HV_{OUT}$  is higher than 10V when expected low
  - $HV_{OUT}$  is lower than  $V_{PP} - 100V$  when expected high
- Short detect output will stay clear
  - $HV_{OUT}$  is lower than 2V when expected low
  - $HV_{OUT}$  is higher than  $V_{PP} - 60V$  when expected high

## Functional Block Diagram




$\overline{\text{POL}}$ ,  $\overline{\text{BL}}$ ,  $\overline{\text{LE}}$ , and  $\overline{\text{HI-Z}}$  have internal 20k $\Omega$  pull-up resistors.

## Function Table

| Function              | Inputs |     |                        |                        |                         |                          | Output               |                        |               |
|-----------------------|--------|-----|------------------------|------------------------|-------------------------|--------------------------|----------------------|------------------------|---------------|
|                       | Data   | CLK | $\overline{\text{LE}}$ | $\overline{\text{BL}}$ | $\overline{\text{POL}}$ | $\overline{\text{HI-Z}}$ | Shift Reg<br>1 2...8 | HV Outputs<br>1 2..8   | Data Out<br>* |
| All on                | X      | X   | X                      | L                      | L                       | H                        | * *...*              | H H...H                | *             |
| All off               | X      | X   | X                      | L                      | H                       | H                        | * *...*              | L L...L                | *             |
| Invert mode           | X      | X   | L                      | H                      | L                       | H                        | * *...*              | * *...* (b)            | *             |
| Load S/R              | H or L |     | L                      | H                      | H                       | H                        | H or L *...*         | * *...*                | *             |
| Store Data in latches | X      | X   | L                      | H                      | H                       | H                        | * *...*              | * *...*                | *             |
|                       | X      | X   | L                      | H                      | L                       | H                        | * *...*              | * *...* (b)            | *             |
| Transparent mode      | L      |     | H                      | H                      | H                       | H                        | L *...*              | L *...*                | *             |
|                       | H      |     | H                      | H                      | H                       | H                        | H *...*              | H *...*                | *             |
| Outputs High-Z        | X      | X   | X                      | X                      | X                       | L                        | * *...*              | High impedance outputs | *             |
| Outputs ON            | X      | X   | X                      | X                      | X                       | H                        | * *...*              | * *...*                | *             |


## 24-Lead SOW Package Outline (WG)



## 24-Lead QFN Pin Configuration (WG)

| Pin | Function                  | Pin | Function           |
|-----|---------------------------|-----|--------------------|
| 1   | NC                        | 13  | HVGND              |
| 2   | V <sub>DD</sub>           | 14  | HVGND              |
| 3   | D <sub>OUT</sub>          | 15  | HV <sub>OUT1</sub> |
| 4   | $\overline{\text{BL}}$    | 16  | HV <sub>OUT2</sub> |
| 5   | $\overline{\text{POL}}$   | 17  | HV <sub>OUT3</sub> |
| 6   | CLK                       | 18  | HV <sub>OUT4</sub> |
| 7   | $\overline{\text{LE}}$    | 19  | HV <sub>OUT5</sub> |
| 8   | $\overline{\text{SHORT}}$ | 20  | HV <sub>OUT6</sub> |
| 9   | $\overline{\text{Hi-Z}}$  | 21  | HV <sub>OUT7</sub> |
| 10  | D <sub>IN</sub>           | 22  | HV <sub>OUT8</sub> |
| 11  | LGND                      | 23  | V <sub>PP</sub>    |
| 12  | NC                        | 24  | V <sub>PP</sub>    |

### 32-Lead QFN Package Outline (K7)



### 32-Lead QFN Pin Configuration (K7)

| Pin | Function            |
|-----|---------------------|
| 1   | NC                  |
| 2   | NC                  |
| 3   | NC                  |
| 4   | LGND                |
| 5   | HVGND               |
| 6   | HVGND               |
| 7   | NC                  |
| 8   | NC                  |
| 9   | HV <sub>OUT</sub> 1 |
| 10  | HV <sub>OUT</sub> 2 |
| 11  | HV <sub>OUT</sub> 3 |
| 12  | HV <sub>OUT</sub> 4 |
| 13  | HV <sub>OUT</sub> 5 |
| 14  | HV <sub>OUT</sub> 6 |
| 15  | HV <sub>OUT</sub> 7 |
| 16  | HV <sub>OUT</sub> 8 |

| Pin | Function                  |
|-----|---------------------------|
| 17  | NC                        |
| 18  | NC                        |
| 19  | V <sub>PP</sub>           |
| 20  | V <sub>PP</sub>           |
| 21  | V <sub>DD</sub>           |
| 22  | D <sub>OUT</sub>          |
| 23  | NC                        |
| 24  | NC                        |
| 25  | $\overline{\text{BL}}$    |
| 26  | NC                        |
| 27  | $\overline{\text{POL}}$   |
| 28  | CLK                       |
| 29  | $\overline{\text{LE}}$    |
| 30  | $\overline{\text{SHORT}}$ |
| 31  | $\overline{\text{Hi-Z}}$  |
| 32  | D <sub>IN</sub>           |

**Supertex inc.** does not recommend the use of its products in life support applications, and will not knowingly sell its products for use in such applications, unless it receives an adequate "product liability indemnification insurance agreement". **Supertex** does not assume responsibility for use of devices described and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions or inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications, refer to the **Supertex** website: <http://www.supertex.com>.

©2006 **Supertex inc.** All rights reserved. Unauthorized use or reproduction is prohibited.