## FXMAR2104

Dual－Supply，4－Bit Voltage Translator／Isolator for Open－Drain and Push－Pull Applications

## Features

－Bi－Directional Interface between Any Two Levels： 1.65 V to 5.5 V
－Direction Control Not Needed
－Internal $10 \mathrm{~K} \Omega$ Pull－Up Resistors
－System GPIO Resources Not Required when OE Tied to VCca
－$\quad I^{2} \mathrm{C}$－Bus ${ }^{\circledR}$ Isolation
－$A / B$ Port $V_{O L}=175 \mathrm{mV}$（Typical）， $\mathrm{V}_{\mathrm{IL}}=150 \mathrm{mV}$ ， lol $=6 \mathrm{~mA}$
－Open－Drain Inputs／Outputs
－Works in a Push－Pull Environment
－Accommodates Standard－Mode and Fast－Mode $1^{2} \mathrm{C}$－Bus Devices
－Supports $I^{2} \mathrm{C}$ Clock Stretching \＆Multi－Master
－Fully Configurable：Inputs and Outputs Track V Cc
－Non－Preferential Power－Up；Either $\mathrm{V}_{\mathrm{cc}}$ May Be Powered－Up First
－Outputs Switch to 3－State if Either $\mathrm{V}_{\mathrm{cc}}$ is at GND
－Tolerant Output Enable：5V
－Packaged in 12－Lead Ultrathin MLP （ $1.8 \mathrm{~mm} \times 1.8 \mathrm{~mm}$ ）
－ESD Protection Exceeds：
－5kV HBM（per JESD22－A114）
－2kV CDM（per JESD22－C101）

## Description

The FXMAR2104 is a 4－bit high－performance， configurable dual－voltage supply，open－drain translator for bi－directional voltage translation over a wide range of input and output voltages levels．The FXMAR2104 also works in a push－pull environment．

Intended for use as a voltage translator in applications using the $I^{2} \mathrm{C}$－Bus ${ }^{\circledR}$ interface，the input and output voltage levels are compatible with $I^{2} \mathrm{C}$ device specification voltage levels．Eight internal $10 \mathrm{~K} \Omega$ pull－up resistors are integrated．
The device is designed so that the A port tracks the $\mathrm{V}_{\mathrm{CCA}}$ level and the B port tracks the $\mathrm{V}_{\mathrm{CCB}}$ level．This allows for bi－directional A／B port voltage translation between any two levels from 1.65 V to 5.5 V ． $\mathrm{V}_{\mathrm{CCA}}$ can equal $\mathrm{V}_{\mathrm{ccs}}$ from 1.65 V to 5.5 V ．

Non－preferential power－up means $\mathrm{V}_{\mathrm{cc}}$ can be powered－ up first．Internal power－down control circuits place the device in 3－state if either $\mathrm{V}_{\mathrm{cc}}$ is removed．

The two ports of the device have automatic direction－ sense capability．Either port may sense an input signal and transfer it as an output signal to the other port．

## Ordering Information

| Part Number | Operating <br> Temperature Range | Top <br> Mark | Package | Packing <br> Method |
| :---: | :---: | :---: | :---: | :---: |
| FXMAR2104UMX | -40 to $+85^{\circ} \mathrm{C}$ | BY | 12－Lead，Ultrathin MLP，1．8mm $\times 1.8 \mathrm{~mm}$ | 5000 Units on <br> Tape and Reel |

## Block Diagram



Figure 1. Block Diagram, 1 of 4 Channels

## Pin Configuration



Figure 2. UMLP (Top-Through View)

Pin Definitions

| Pin \# | Name | Description |
| :---: | :---: | :--- |
| 1 | $\mathrm{~V}_{\mathrm{CCB}}$ | B-Side Power Supply |
| 2 | $\mathrm{~V}_{\mathrm{CCA}}$ | A-Side Power Supply |
| $3,4,5,6$ | $\mathrm{~A}_{0}, \mathrm{~A}_{1}, \mathrm{~A}_{2}, \mathrm{~A}_{3}$ | A-Side Inputs or 3-State Outputs |
| 7 | GND | Ground |
| 8 | OE | Output Enable Input |
| $9,10,11,12$ | $\mathrm{~B}_{3}, \mathrm{~B}_{2}, \mathrm{~B}_{1}, \mathrm{~B}_{0}$ | B-Side Inputs or 3-State Outputs |

Truth Table

| Control | Outputs |
| :---: | :---: |
| OE |  |
| LOW Logic Level | 3-State |
| HIGH Logic Level | Normal Operation |

## Note:

1. If the OE pin is driven LOW, the FXMAR2104 is disabled and the $A_{0}, A_{1}, A_{2}, A_{3}, B_{0}, B_{1}, B_{2}$ and $B_{3}$ pins (including dynamic drivers) are forced into 3-state. Also, if the OE pin is driven LOW, all eight $10 \mathrm{~K} \Omega$ internal pull-up resistors are decoupled from their respective $\mathrm{V}_{\mathrm{cc}} \mathrm{S}$.

## Absolute Maximum Ratings

Stresses exceeding the Absolute Maximum Ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

| Symbol | Parameter |  | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CCA }}, \mathrm{V}_{\text {CCB }}$ | Supply Voltage |  | -0.5 | 7.0 | V |
| VIN | DC Input Voltage | A Port | -0.5 | 7.0 |  |
|  |  | B Port | -0.5 | 7.0 |  |
|  |  | Control Input (OE) | -0.5 | 7.0 |  |
| Vo | Output Voltage ${ }^{(2)}$ | $\mathrm{A}_{n}$ Outputs 3-State | -0.5 | 7.0 | V |
|  |  | $\mathrm{B}_{\mathrm{n}}$ Outputs 3-State | -0.5 | 7.0 |  |
|  |  | $A_{n}$ Outputs Active | -0.5 | $\mathrm{V}_{\text {CCA }}+0.5 \mathrm{~V}$ |  |
|  |  | $\mathrm{B}_{\mathrm{n}}$ Outputs Active | -0.5 | $\mathrm{V}_{\mathrm{CCB}}+0.5 \mathrm{~V}$ |  |
| $\mathrm{I}_{1}$ | DC Input Diode Current | At $\mathrm{V}_{\text {IN }}<0 \mathrm{~V}$ |  | -50 | mA |
| lok | DC Output Diode Current | At $\mathrm{V}_{\mathrm{O}}<0 \mathrm{~V}$ |  | -50 | mA |
|  |  | At $\mathrm{V}_{\mathrm{O}}>\mathrm{V}_{\mathrm{cc}}$ |  | +50 |  |
| $\mathrm{loh} / \mathrm{loL}$ | DC Output Source/Sink Current |  | -50 | +50 | mA |
| Icc | DC V cc or Ground Current per Supply Pin |  |  | $\pm 100$ | mA |
| PD | Power Dissipation | At 400 KHz |  | 0.129 | mW |
| $\mathrm{T}_{\text {STG }}$ | Storage Temperature Range |  | -65 | +150 | ${ }^{\circ} \mathrm{C}$ |
| ESD | Electrostatic Discharge Capability | Human Body Model, B-Port (vs. GND \& vs. V ${ }_{\text {CcB }}$ ) |  | 8 | kV |
|  |  | Human Body Model, All Pins, JESD22-A114 |  | 5 |  |
|  |  | Charged Device Mode, JESD22-C101 |  | 2 |  |

## Note:

2. Io absolute maximum rating must be observed.

## Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings.

| Symbol |  | Parameter | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CCA }}, \mathrm{V}_{\text {cCb }}$ | Power Supply Operating |  | 1.65 | 5.50 | V |
| V IN | Input Voltage | A Port | 0 | 5.5 | V |
|  |  | B Port | 0 | 5.5 |  |
|  |  | Control Input (OE) | 0 | $\mathrm{V}_{\text {CCA }}$ |  |
| $\Theta_{J A}$ | Thermal Resistance |  |  | 301.5 | $\mathrm{C}^{\circ} / \mathrm{W}$ |
| $\mathrm{T}_{\text {A }}$ | Free Air Operating Temperature |  | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |

## Note:

3. All unused I/O pins should be disconnected.

## Functional Description

## Power-Up/Power-Down Sequencing

FXM translators offer an advantage in that either $\mathrm{V}_{\mathrm{cc}}$ may be powered up first. This benefit derives from the chip design. When either $\mathrm{V}_{\mathrm{cc}}$ is at 0 V , outputs are in a high-impedance state. The control input (OE) is designed to track the $\mathrm{V}_{\text {cca }}$ supply. A pull-down resistor tying OE to GND should be used to ensure that bus contention, excessive currents, or oscillations do not occur during power-up/power-down. The size of the pulldown resistor is based upon the current-sinking capability of the device driving the OE pin.

## Application Circuit



The recommended power-up sequence is:

1. Apply power to the first $\mathrm{V}_{\mathrm{cc}}$.
2. Apply power to the second $\mathrm{V}_{\mathrm{cc}}$.
3. Drive the OE input HIGH to enable the device.

The recommended power-down sequence is:

1. Drive OE input LOW to disable the device.
2. Remove power from either $\mathrm{V}_{\mathrm{cc}}$.
3. Remove power from other $\mathrm{V}_{\mathrm{cc}}$.

Note:
4. Alternatively, the OE pin can be hardwired to $\mathrm{V}_{\mathrm{CCA}}$ to save GPIO pins. If OE is hardwired to $\mathrm{V}_{\mathrm{CCA}}$, either $\mathrm{V}_{\mathrm{cc}}$ can be powered up or down first.

Figure 3. Application Circuit

## Application Information

The FXMAR2104 has four bi-directional, open-drain I/Os and includes a total of eight internal 10K • pull-up resistors (RPUs) on each port of all four data I/O pins. If a pair of data I/O pins $\left(A_{n} / B_{n}\right)$ is not used, these pins should be left unconnected, eliminating unwanted current flow through the internal RPUs. External RPUs can be added to the I/Os to reduce the total RPU value, depending on the total bus capacitance. The user is free to lower the total pull-up resistor value to meet the maximum $I^{2} C$ edge rate per the $I^{2} C$ specification (UM10204 rev. 03, June 19, 2007). For example, according to the $I^{2} \mathrm{C}$ specification, the maximum edge rate ( $30 \%-70 \%$ ) during Fast Mode ( $400 \mathrm{kbit} / \mathrm{s}$ ) is 300 ns . If the bus capacitance is approaching the maximum 400 pF , a lower total RPU value helps keep the rise time below 300ns (Fast Mode). Likewise, the $I^{2} C$ specification also specifies a minimum SCL high time of 600 ns during Fast Mode ( 400 KHz ). Lowering the total RPU also helps increase the SCL high time. If the bus capacitance approaches 400 pF , consider the FXMA2102, which does not contain internal RPUs. Then the user can calculate the ideal external RPU value. Section 7.1 of the $I^{2} C$ specification provides an excellent guideline for pull-up resistor sizing.

## Theory of Operation

The FXMAR2104 is designed for high-performance level shifting and buffer / repeating in an $I^{2} C$ application. Figure 1 shows that each bi-directional channel contains two series-Npassgates and two dynamic drivers. This hybrid architecture is highly beneficial in an $I^{2} C$ application where auto-direction is a necessity.
For example, during the following three $I^{2} C$ protocol events:

- Clock Stretching
- Slave's ACK Bit $\left(9^{\text {th }}\right.$ bit $\left.=0\right)$ following a Master's Write Bit $\left(8^{\text {th }}\right.$ bit $\left.=0\right)$
- Clock Synchronization and Multi Master Arbitration
the bus direction needs to change from master-to-slave to slave to master without the occurrence of an edge. If there is an $I^{2} \mathrm{C}$ translator between the master and slave in these examples, the $1^{2} \mathrm{C}$ translator must change direction when both A and B ports are LOW. The Npassgates can accomplish this task very efficiently because, when both A and B ports are LOW, the Npassgates act as a low resistive short between the two ( A and B ) ports.
Due to $I^{2} C$ 's open-drain topology, $I^{2} C$ masters and slaves are not push-pull drivers. Logic LOWs are "pulled down" (Isink), while logic HIGHs are "let go" (3-state). For example, when the master lets go of SCL (SCL always comes from the master), the rise time of SCL is largely determined by the RC time constant, where $\mathrm{R}=\mathrm{R}_{\mathrm{PU}}$ and
$\mathrm{C}=$ the bus capacitance. If the FXMAR2104 is attached to the master [on the A port] and there is a slave on the B port, the Npassgates act as a low resistive short between the ports until either of the port's $\mathrm{V}_{\mathrm{cc}} / 2$ thresholds are reached. After the RC time constant has reached the $\mathrm{V}_{\mathrm{cc}} / 2$ threshold of either port, the port's edge detector triggers both dynamic drivers to drive their respective ports in the LOW-to-HIGH (LH) direction, accelerating the rising edge. The resulting rise time resembles the scope shot in Figure 4. Effectively, two distinct slew rates appear in rise time. The first slew rate (slower) is the RC time constant of the bus. The second slew rate (much faster) is the dynamic driver accelerating the edge.

If both the $A$ and $B$ ports of the translator are HIGH, a high-impedance path exists between the $A$ and $B$ ports because both the Npassgates are turned off. If a master or slave device decides to pull SCL or SDA LOW, that device's driver pulls down ( $l_{\text {sink }}$ ) SCL or SDA until the edge reaches the $A$ or $B$ port $V_{C C} / 2$ threshold. When either the A or B port threshold is reached, the port's edge detector triggers both dynamic drivers to drive their respective ports in the HIGH-to-LOW (HL) direction, accelerating the falling edge.


Figure 4. Waveform C: 600pF, Total Rpu: $2.2 \mathrm{~K} \Omega$

## Vol vs. $\mathrm{I}_{\mathrm{OL}}$

The $I^{2} \mathrm{C}$ specification mandates a maximum $\mathrm{V}_{\mathrm{IL}}$ (loL of 3 mA ) of $\mathrm{V}_{\mathrm{CC}} \cdot 0.3$ and a maximum $\mathrm{V}_{\mathrm{OL}}$ of 0.4 V . If there is a master on the A port of an $I^{2} \mathrm{C}$ translator with a $\mathrm{V}_{\mathrm{CC}}$ of 1.65 V and a slave on the $\mathrm{I}^{2} \mathrm{C}$ translator B port with a $\mathrm{V}_{\mathrm{cc}}$ of 3.3 V , the maximum $\mathrm{V}_{\mathrm{IL}}$ of the master is $(1.65 \mathrm{~V} \mathrm{x}$ 0.3 ) 495 mV . The slave could legally transmit a valid logic LOW of 0.4 V to the master.
If the $I^{2} \mathrm{C}$ translator's channel resistance is too high, the voltage drop across the translator could present $a \mathrm{~V}_{\text {IL }}$ to
the master greater than 495 mV . To complicate matters, the $I^{2} C$ specification states that 6 mA of loL is recommended for bus capacitances approaching 400 pF . More lol increases the voltage drop across the $I^{2} C$ translator. The $I^{2} C$ application benefits when $I^{2} C$ translators exhibit low $V_{O L}$ performance. Figure 5 depicts typical FXMAR2104 Vol performance vs. a competitor, given a $0.4 \mathrm{~V} \mathrm{~V}_{\mathrm{IL}}$.

Figure 5. Vol vs. lol

## $I^{2} C$ Bus Isolation

The FXMAR2104 supports $I^{2} \mathrm{C}$-Bus ${ }^{\circledR}$ isolation for the following conditions:

- Bus isolation if bus clear
- Bus isolation if either $\mathrm{V}_{\mathrm{cc}}$ goes to ground


## Bus Clear

Because the $I^{2} \mathrm{C}$ specification defines the minimum SCL frequency of DC, the SCL signal can be held LOW forever; however, this condition shuts down the $I^{2} C$ bus. The $I^{2} \mathrm{C}$ specification refers to this condition as Bus Clear. In Figure 6, if slave \#2 holds down SCL forever, the master and slave \#1 are not able to communicate because the FXMAR2104 passes the SCL stuck-LOW condition from slave \#2 to slave \#1 as well as the
master. However, if the OE pin is pulled LOW (disabled), both ports (A and B) are 3-stated. This results in the FXMAR2104 isolating slave \#2 from the master and slave \#1, allowing full communication between the master and slave \#1.

## Either $\mathrm{V}_{\mathrm{cc}}$ to GND

If slave \#2 is a camera that is suddenly removed from the $I^{2} \mathrm{C}$ bus, resulting in $\mathrm{V}_{\text {CCB }}$ transitioning from a valid $\mathrm{V}_{\mathrm{Cc}}(1.65 \mathrm{~V}-5.5 \mathrm{~V})$ to 0 V ; the FXMAR2104 automatically forces all I/Os on both its A and B ports into 3 -state. Once $V_{\text {ССB }}$ has reached $0 V$, full $I^{2} C$ communication between the master and slave \#1 remains undisturbed.


Figure 6. Bus Isolation

DC Electrical Characteristics
$\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.

| Symbol | Parameter |  | Condition | $\mathrm{V}_{\text {cca }}(\mathrm{V})$ | $\mathrm{V}_{\text {ccB }}(\mathrm{V})$ | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IHA }}$ | High Level Input Voltage A | Data Inputs $\mathrm{A}_{n}$ <br> Control Input OE |  | 1.65-5.50 | 1.65-5.50 | $V_{\text {CCA }}-0.4$ |  |  | V |
|  |  |  |  | 1.65-5.50 | 1.65-5.50 | $0.7 \times \mathrm{V}_{\text {CCA }}$ |  |  |  |
| $\mathrm{V}_{\text {IHB }}$ | High Level Input Voltage B | Data Inputs $\mathrm{B}_{\mathrm{n}}$ |  | 1.65-5.50 | 1.65-5.50 | $V_{\text {CCB }}-0.4$ |  |  | V |
| VILA | Low Level Input Voltage A | Data Inputs $\mathrm{A}_{n}$ |  | 1.65-5.50 | 1.65-5.50 |  |  | 0.4 | V |
|  |  | Control Input OE |  | 1.65-5.50 | 1.65-5.50 |  |  | $\begin{aligned} & 0.3 x \\ & V_{C C A} \end{aligned}$ |  |
| $\mathrm{V}_{\text {ILB }}$ | Low Level Input Voltage B | Data Inputs $\mathrm{B}_{\mathrm{n}}$ |  | 1.65-5.50 | 1.65-5.50 |  |  | 0.4 | V |
| Vol | Low Level Output Voltage | $\mathrm{V}_{\mathrm{IL}}=0.15 \mathrm{~V}$ |  | 1.65-5.50 | 1.65-5.50 |  |  | 0.4 | V |
|  |  | $\mathrm{loL}=6 \mathrm{~mA}$ |  |  |  |  |  |  |  |
| IL | Input Leakage Current | Control Input OE, $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CCA }}$ or GND |  | 1.65-5.50 | 1.65-5.50 |  |  | $\pm 1$ | $\mu \mathrm{A}$ |
| loff | Power-Off <br> Leakage Current | $A_{n}$ | $\begin{aligned} & \mathrm{V}_{\text {IN }} \text { or } \mathrm{V}_{\mathrm{O}}=0 \mathrm{~V} \\ & \text { to } 5.5 \mathrm{~V} \end{aligned}$ | 0 | 5.50 |  |  | $\pm 2$ | $\mu \mathrm{A}$ |
|  |  | $\mathrm{B}_{\mathrm{n}}$ | $\begin{aligned} & \mathrm{V}_{\text {IN }} \text { or } \mathrm{V}_{\mathrm{O}}=0 \mathrm{~V} \\ & \text { to } 5.5 \mathrm{~V} \end{aligned}$ | 5.50 | 0 |  |  | $\pm 2$ |  |
| loz | 3-State Output Leakage ${ }^{(6)}$ | $\begin{aligned} & \mathrm{A}_{\mathrm{n}}, \\ & \mathrm{~B}_{\mathrm{n}} \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{O}}=0 \mathrm{~V} \text { to } \\ & 5.5 \mathrm{~V}, \\ & \mathrm{OE}=\mathrm{V}_{\mathrm{IL}} \end{aligned}$ | 5.50 | 5.50 |  |  | $\pm 2$ | $\mu \mathrm{A}$ |
|  |  | $A_{n}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{O}}=0 \mathrm{~V} \text { to } \\ & 5.5 \mathrm{~V}, \\ & \mathrm{OE}=\text { Don't } \\ & \text { Care } \end{aligned}$ | 5.50 | 0 |  |  | $\pm 2$ |  |
|  |  | $B_{n}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{O}}=0 \mathrm{~V} \text { to } \\ & 5.5 \mathrm{~V}, \\ & \mathrm{OE}=\text { Don't } \\ & \text { Care } \end{aligned}$ | 0 | 5.50 |  |  | $\pm 2$ |  |
| $\mathrm{I}_{\mathrm{CcA}} \mathrm{l}_{\mathrm{B}}$ | Quiescent Supply Current ${ }^{(7,8)}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}= \\ & \text { Float } \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{ccl}} \text { or } \\ & \text { ting, } \mathrm{I}_{\mathrm{o}}=0 \end{aligned}$ | 1.65-5.50 | 1.65-5.50 |  |  | 5 | $\mu \mathrm{A}$ |
| Iccz | Quiescent Supply Current ${ }^{(7)}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}= \\ & \mathrm{IO}_{\mathrm{O}}= \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CCI}} \text { or GND, } \\ & 0, \mathrm{OE}=\mathrm{V}_{\mathrm{IL}} \end{aligned}$ | 1.65-5.50 | 1.65-5.50 |  |  | 5 | $\mu \mathrm{A}$ |
| Icca | Quiescent Supply Current ${ }^{(6)}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=5.5 \mathrm{~V} \text { or GND, } \\ & \mathrm{I}_{\mathrm{O}}=0, \mathrm{OE}=\text { Don't } \\ & \text { Care, } \mathrm{B}_{\mathrm{n}} \text { to } \mathrm{A}_{\mathrm{n}} \end{aligned}$ |  | 0 | 1.65-5.50 |  |  | -2 | $\mu \mathrm{A}$ |
|  |  |  |  | 1.65-5.50 | 0 |  |  | 2 |  |
| $І_{\text {ccb }}$ | Quiescent <br> Supply Current ${ }^{(6)}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=5.5 \mathrm{~V} \text { or GND, } \mathrm{IO}_{\mathrm{O}} \\ & =0, \mathrm{OE}=\text { Don't } \\ & \text { Care, } \mathrm{A}_{\mathrm{n}} \text { to } \mathrm{B}_{\mathrm{n}} \end{aligned}$ |  | 1.65-5.50 | 0 |  |  | -2 | $\mu \mathrm{A}$ |
|  |  |  |  | 0 | 1.65-5.50 |  |  | 2 |  |
| $\mathrm{R}_{\text {PU }}$ | Resistor Pull-up Value | $V_{\text {cca }}$ | \& $\mathrm{V}_{\text {ccb }}$ Sides | 1.65-5.50 | 1.65-5.50 |  | 10 |  | K $\Omega$ |

## Notes:

5. This table contains the output voltage for static conditions. Dynamic drive specifications are given in the Dynamic Output Electrical Characteristics.
6. "Don't Care" indicates any valid logic level.
7. $\mathrm{V}_{\mathrm{CCI}}$ is the $\mathrm{V}_{\mathrm{CC}}$ associated with the input side.
8. Reflects current per supply, $\mathrm{V}_{\mathrm{CCA}}$ or $\mathrm{V}_{\mathrm{CCB}}$.

## Dynamic Output Electrical Characteristics

## Output Rise / Fall Time

Output load: $C_{L}=50 p F, R_{P u}=N C$, push-pull driver, and $T_{A}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.

| Symbol | Parameter | $\mathrm{V}_{\mathrm{cco}}{ }^{(10)}$ |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 4.5 to 5.5 V | 3.0 to 3.6V | 2.3 to 2.7V | $\begin{gathered} 1.65 \text { to } \\ 1.95 \mathrm{~V} \end{gathered}$ |  |
|  |  | Typical |  |  |  |  |
| trise | Output Rise Time; A Port, B Port ${ }^{(11)}$ | 3 | 4 | 5 | 7 | ns |
| $\mathrm{t}_{\text {fall }}$ | Output Fall Time; A Port, B Port ${ }^{(12)}$ | 11 | 8 | 6 | 4 | ns |

Notes:
9. Output rise and fall times guaranteed by design simulation and characterization; not production tested.
10. $\mathrm{V}_{\mathrm{cco}}$ is the $\mathrm{V}_{\mathrm{cc}}$ associated with the output side.
11. See Figure 11.
12. See Figure 12.

## Maximum Data Rate ${ }^{(13)}$

Output load: $C_{L}=50 p F, R_{P U}=N C$, push-pull driver, and $T_{A}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.

| $\mathrm{V}_{\text {cca }}$ | Direction | $\mathrm{V}_{\text {ccb }}$ |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 4.5 to 5.5V | 3.0 to 3.6V | 2.3 to 2.7 V | 1.65 to 1.95 V |  |
|  |  | Minimum |  |  |  |  |
| 4.5 V to 5.5 V | A to B | 26 | 20 | 16 | 9 | MHz |
|  | $B$ to $A$ | 26 | 20 | 16 | 9 |  |
| 3.0 V to 3.6 V | $A$ to $B$ | 26 | 20 | 16 | 9 | MHz |
|  | $B$ to $A$ | 26 | 20 | 16 | 9 |  |
| 2.3 V to 2.7 V | $A$ to $B$ | 26 | 20 | 16 | 9 | MHz |
|  | $B$ to $A$ | 26 | 20 | 16 | 9 |  |
| 1.65 V to 1.95 V | A to B | 26 | 20 | 16 | 9 | MHz |
|  | $B$ to $A$ | 26 | 20 | 16 | 9 |  |

Note:
13. F-toggle guaranteed by design simulation; not production tested.

## AC Characteristics ${ }^{(17)}$

Output Load: $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{PU}}=\mathrm{NC}$, push-pull driver, and $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.

| Symbol | Parameter | $\mathrm{V}_{\text {ccb }}$ |  |  |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 4.5 to 5.5V |  | 3.0 to 3.6 V |  | 2.3 to 2.7V |  | 1.65 to 1.95V |  |  |
|  |  | Typ. | Max. | Typ. | Max. | Typ. | Max. | Typ. | Max. |  |
| $\mathrm{V}_{\text {CCA }}=4.5$ to 5.5 V |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {PLH }}$ | A to B | 1 | 3 | 1 | 3 | 1 | 3 | 1 | 3 | ns |
|  | $B$ to $A$ | 1 | 3 | 2 | 4 | 3 | 5 | 4 | 7 |  |
| $\mathrm{t}_{\text {PHL }}$ | A to B | 2 | 4 | 3 | 5 | 4 | 6 | 6 | 7 | ns |
|  | B to A | 2 | 4 | 2 | 5 | 2 | 6 | 5 | 7 |  |
| $t_{\text {PzL }}$ | OE to A | 4 | 5 | 6 | 10 | 5 | 9 | 7 | 15 | ns |
|  | OE to B | 3 | 5 | 4 | 7 | 5 | 8 | 10 | 15 |  |
| tplz | OE to A | 65 | 100 | 65 | 105 | 65 | 105 | 65 | 105 | ns |
|  | OE to B | 5 | 9 | 6 | 10 | 7 | 12 | 9 | 16 |  |
| $\mathrm{t}_{\text {skew }}$ | A Port, B Port ${ }^{(14)}$ | 0.5 | 1.5 | 0.5 | 1.0 | 0.5 | 1.0 | 0.5 | 1.0 | ns |
| $\mathrm{V}_{\mathrm{CCA}}=3.0$ to 3.6 V |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {PLH }}$ | A to B | 2.0 | 5.0 | 1.5 | 3.0 | 1.5 | 3.0 | 1.5 | 3.0 | ns |
|  | B to A | 1.5 | 3.0 | 1.5 | 4.0 | 2.0 | 6.0 | 3.0 | 9.0 |  |
| $\mathrm{t}_{\text {PHL }}$ | A to B | 2.0 | 4.0 | 2.0 | 4.0 | 2.0 | 5.0 | 6.0 | 7.0 | ns |
|  | B to A | 2.0 | 4.0 | 2.0 | 4.0 | 2.0 | 5.0 | 3.0 | 5.0 |  |
| $t_{\text {PzL }}$ | OE to A | 4.0 | 8.0 | 5.0 | 9.0 | 6.0 | 11.0 | 7.0 | 15.0 | ns |
|  | OE to B | 4.0 | 8.0 | 6.0 | 9.0 | 8.0 | 11.0 | 10.0 | 14.0 |  |
| tplz | OE to A | 100 | 115 | 100 | 115 | 100 | 115 | 100 | 115 | ns |
|  | OE to B | 5 | 10 | 4 | 8 | 5 | 10 | 9 | 15 |  |
| $\mathrm{t}_{\text {skew }}$ | A Port, B Port ${ }^{(14)}$ | 0.5 | 1.5 | 0.5 | 1.0 | 0.5 | 1.0 | 0.5 | 1.0 | ns |
| $\mathrm{V}_{\mathrm{CCA}}=2.3$ to 2.7 V |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {PLH }}$ | A to B | 2.5 | 5.0 | 2.5 | 5.0 | 2.0 | 4.0 | 1.0 | 3.0 | ns |
|  | $B$ to $A$ | 1.5 | 3.0 | 2.0 | 4.0 | 3.0 | 6.0 | 5.0 | 10.0 |  |
| $\mathrm{t}_{\text {PHL }}$ | A to B | 2 | 5 | 2 | 5 | 2 | 5 | 5 | 6 | ns |
|  | B to A | 2 | 5 | 2 | 5 | 2 | 5 | 3 | 6 |  |
| tpzl | OE to A | 5.0 | 10.0 | 5.0 | 10.0 | 6.0 | 12.0 | 90.0 | 18.0 | ns |
|  | OE to B | 4.0 | 8.0 | 4.5 | 9.0 | 5.0 | 10.0 | 9.0 | 18.0 |  |
| $\mathrm{t}_{\text {PLZ }}$ | OE to A | 100 | 115 | 100 | 115 | 100 | 115 | 100 | 115 | ns |
|  | OE to B | 65 | 110 | 65 | 110 | 65 | 115 | 12 | 25 |  |
| $\mathrm{t}_{\text {skew }}$ | A Port, B Port ${ }^{(14)}$ | 0.5 | 1.5 | 0.5 | 1.0 | 0.5 | 1.0 | 0.5 | 1.0 | ns |
| $\mathrm{V}_{\mathrm{CCA}}=1.65$ to 1.95 V |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {PLH }}$ | A to B | 4.0 | 7.0 | 4.0 | 7.0 | 5.0 | 8.0 | 5.0 | 10.0 | ns |
|  | B to A | 1.0 | 2.0 | 1.0 | 2.0 | 1.5 | 3.0 | 5.0 | 10.0 |  |
| $\mathrm{t}_{\text {PHL }}$ | A to B | 5 | 8 | 3 | 7 | 3 | 7 | 8 | 9 | ns |
|  | B to A | 4 | 8 | 3 | 7 | 3 | 7 | 3 | 7 |  |
| $t_{\text {PzL }}$ | OE to A | 11 | 15 | 11 | 14 | 14 | 28 | 14 | 23 | ns |
|  | OE to B | 6 | 14 | 6 | 14 | 6 | 14 | 9 | 19 |  |
| $t_{\text {PLZ }}$ | OE to A | 75 | 115 | 75 | 115 | 75 | 115 | 75 | 115 | ns |
|  | OE to B | 75 | 115 | 75 | 115 | 75 | 115 | 75 | 115 |  |
| $\mathrm{t}_{\text {skew }}$ A Port, B Port ${ }^{1+1}$ |  | 0.5 | 1.5 | 0.5 | 1.0 | 0.5 | 1.0 | 0.5 | 1.0 | ns |

## Note:

14. Skew is the variation of propagation delay between output signals and applies only to output signals on the same port ( $\mathrm{A}_{\mathrm{n}}$ or $\mathrm{B}_{n}$ ) and switching with the same polarity (LOW-to-HIGH or HIGH-to-LOW) (see Figure 14). Skew is guaranteed, but not tested.
15. AC Characteristic is guaranteed by Design and Characterization

## Capacitance

$\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.

| Symbol | Parameter | Condition | Typical | Unit |
| :---: | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance Control Pin $(\mathrm{OE})$ | $\mathrm{V}_{\mathrm{CCA}}=\mathrm{V}_{\mathrm{CCB}}=\mathrm{GND}$ | 2.2 | pF |
| $\mathrm{C}_{I I}$ | Input/Output Capacitance, $\mathrm{A}_{\mathrm{n}}, \mathrm{B}_{\mathrm{n}}$ | $\mathrm{V}_{\mathrm{CCA}}=\mathrm{V}_{\mathrm{CCB}}=5.0 \mathrm{~V}, \mathrm{OE}=\mathrm{GND}$ | 13.0 | pF |



Figure 7. AC Test Circuit

## Table 1. Propagation Delay Table ${ }^{(16)}$

| Test | Input Signal | Output Enable Control |
| :---: | :---: | :---: |
| $\mathrm{t}_{\text {PLH }} \mathrm{t}_{\text {PHL }}$ | Data Pulses | $\mathrm{V}_{\mathrm{CCA}}$ |
| $\mathrm{t}_{\text {PZL }}\left(\right.$ OE to $\left.\mathrm{A}_{\mathrm{n}}, \mathrm{B}_{\mathrm{n}}\right)$ | 0 V | LOW to HIGH Switch |
| $\mathrm{t}_{\text {PLZ }}\left(\right.$ OE to $\left.\mathrm{A}_{\mathrm{n}}, \mathrm{B}_{\mathrm{n}}\right)$ | 0 V | HIGH to LOW Switch |

## Note:

16. For $t_{\text {PzL }}$ and $t_{\text {PLz }}$ testing, an external $2.2 \mathrm{~K} \Omega$ pull-up resistor to $\mathrm{V}_{\mathrm{Cc}}$ is required to force the I/O pins HIGH while OE is LOW. When OE is low, the internal $10 \mathrm{~K} \Omega$ RPUs are decoupled from their respective $\mathrm{V}_{\mathrm{cc}}$ 's.

Table 2. AC Load Table

| $\mathbf{V}_{\mathrm{cco}}$ | $\mathbf{C}_{\mathrm{L}}$ | $\mathbf{R}_{\mathrm{L}}$ |
| :---: | :---: | :---: |
| $1.8 \pm 0.15 \mathrm{~V}$ | 50 pF | NC |
| $2.5 \pm 0.2 \mathrm{~V}$ | 50 pF | NC |
| $3.3 \pm 0.3 \mathrm{~V}$ | 50 pF | NC |
| $5.0 \pm 0.5 \mathrm{~V}$ | 50 pF | NC |

## Timing Diagrams



Figure 8. Waveform for Inverting and Non-Inverting Functions ${ }^{(17)}$


Figure 9. 3-STATE Output Low Enable Time ${ }^{(17)}$

| Symbol | $\mathbf{V}_{\mathrm{cc}}$ |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{mi}}$ | $\mathrm{V}_{\mathrm{ccI}} / 2$ |
| $\mathrm{~V}_{\mathrm{mo}}$ | $\mathrm{V}_{\mathrm{cco}} / 2$ |
| $\mathrm{~V}_{\mathrm{X}}$ | $0.5 \times \mathrm{V}_{\mathrm{cco}}$ |
| $\mathrm{V}_{\mathrm{Y}}$ | $0.1 \times \mathrm{V}_{\mathrm{cco}}$ |

Figure 10. 3-STATE Output High Enable Time ${ }^{(17)}$


Figure 11. Active Output Rise Time


Figure 13. F-Toggle Rate


Figure 12. Active Output Fall Time

$t_{\text {skew }}=\left(t_{p H L m a x}-t_{p H L m i n}\right)$ or ( $\left.t_{p L H m a x}-t_{p L H m i n}\right)$
Figure 14. Output Skew Time

## Notes:

17. Input $\mathrm{t}_{\mathrm{R}}=\mathrm{t}_{\mathrm{F}}=2.0 \mathrm{~ns}, 10 \%$ to $90 \%$ at $\mathrm{V}_{\mathrm{IN}}=1.65 \mathrm{~V}$ to 1.95 V ; Input $t_{R}=t_{F}=2.0 \mathrm{~ns}, 10 \%$ to $90 \%$ at $\mathrm{V}_{\mathrm{IN}}=2.3$ to 2.7 V ; Input $\mathrm{t}_{\mathrm{R}}=\mathrm{t}_{\mathrm{F}}=2.5 \mathrm{~ns}, 10 \%$ to $90 \%$, at $\mathrm{V}_{\mathrm{IN}}=3.0 \mathrm{~V}$ to 3.6 V only; Input $t_{R}=t_{F}=2.5 n \mathrm{n}, 10 \%$ to $90 \%$, at $\mathrm{V}_{\text {IN }}=4.5 \mathrm{~V}$ to 5.5 only.
18. $\mathrm{V}_{\mathrm{CCI}}=\mathrm{V}_{\mathrm{CCA}}$ for control pin OE or $\mathrm{V}_{\mathrm{mi}}=\left(\mathrm{V}_{\mathrm{CCA}} / 2\right)$.

## Physical Dimensions



Figure 15. 12-Lead Ultrathin MLP, $1.8 \mathrm{~mm} \times 1.8 \mathrm{~mm}$
Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/.

## FAIRCHILD <br> SEMICONDUCTIR

TRADEMARKS
The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

| $2 \mathrm{Cool}{ }^{\text {TM }}$ | F-PFS ${ }^{\text {™ }}$ | PowerTrench ${ }^{(®)}$ | The Power Franchise ${ }^{\text {® }}$ |
| :---: | :---: | :---: | :---: |
| AccuPower ${ }^{\text {TM }}$ | FRFET ${ }^{\text {® }}$ | PowerXS ${ }^{\text {TM }}$ |  |
| AX-САР ${ }^{\text {ти* }}$ | Global Power Resource ${ }^{\text {SM }}$ | Programmable Active Droop ${ }^{\text {TM }}$ | P wer |
| BitSiC ${ }^{\text {™ }}$ | GreenBridge ${ }^{\text {TM }}$ | QFET ${ }^{\text {® }}$ | TinyBoost ${ }^{\text {TM }}$ |
| Build it Now ${ }^{\text {TM }}$ | Green FPS ${ }^{\text {TM }}$ | QS ${ }^{\text {TM }}$ | TinyBuck ${ }^{\text {Tm }}$ |
| CorePLUS ${ }^{\text {m }}$ | Green FPS ${ }^{\text {TM }}$ e-Series ${ }^{\text {™ }}$ | Quiet Series ${ }^{\text {TM }}$ | TinyCalc ${ }^{\text {Tm }}$ |
| CorePOWER ${ }^{\text {TM }}$ | Gmax ${ }^{\text {™ }}$ | RapidConfigure ${ }^{\text {TM }}$ | TinyLogic ${ }^{\text {® }}$ |
| CROSSVOLT ${ }^{\text {m }}$ | GTO ${ }^{\text {™ }}$ | $)^{T M}$ | TINYOPTO'm |
| CTL ${ }^{\text {TM }}$ | IntelliMAX ${ }^{\text {TM }}$ | Saving our world, $1 \mathrm{mWN} / \mathrm{kW}$ at a time ${ }^{\text {TM }}$ | TinyPower ${ }^{\text {TM }}$ |
| Current Transfer Logic ${ }^{\text {TM }}$ | ISOPLANAR ${ }^{\text {TM }}$ mand | SignaMWise ${ }^{\text {TM }}$ | TinyPWM ${ }^{\text {m }}$ |
| DEUXPEED ${ }^{\text {® }}$ | Making Small Speakers Sound Louder | SmartMax ${ }^{\text {TM }}$ | TinyWire ${ }^{\text {m }}$ |
| ${ }^{\text {Dual }}$ EcosPARK ${ }^{\text {a }}$ | MegaBuck ${ }^{\text {and }}$ | SMART START ${ }^{\text {TM }}$ | TranSiC ${ }^{\text {™ }}$ |
| EfficientMax ${ }^{\text {™ }}$ | MICROCOUPLER ${ }^{\text {™ }}$ | Solutions for Your Success ${ }^{\text {TM }}$ | TriFault Detect ${ }^{\text {TM }}$ |
| ESBC ${ }^{\text {™ }}$ | MicroFET ${ }^{\text {m }}$ | STEALTH ${ }^{\text {TM }}$ | ${ }^{\text {TRSECDes }}{ }^{\text {™ }}$ |
| $\overbrace{}^{\text {® }}$ | MicroPak ${ }^{\text {TM }}$ | SuperFET ${ }^{\text {® }}$ | $M^{\prime}$ |
| Fairchild ${ }^{\text {® }}$ | MicroPak2 ${ }^{\text {TM }}$ | SuperSOT ${ }^{\text {m-3 }} 3$ | SerDes |
| Fairchild Semiconductor ${ }^{\text {® }}$ | MillerDrive ${ }^{\text {min }}$ | SuperSOT ${ }^{\text {TM- }} 6$ | UHC ${ }^{\text {(1) }}$ |
| FACT Quiet Series ${ }^{\text {M }}$ | MotionMax ${ }^{\text {TM }}$ | SuperSOT ${ }^{\text {TM- }}$ - | Ultra FRFET ${ }^{\text {m }}$ |
| FACT ${ }^{\text {® }}$ | mWSaver ${ }^{\text {min }}$ | SupreMOS ${ }^{\text {® }}$ | UniFET ${ }^{\text {TM }}$ |
| FAST ${ }^{\text {® }}$ |  | SyncFETM | VCX ${ }^{\text {™ }}$ |
| FastvCore ${ }^{\text {TM }}$ | OPTOPLANAR ${ }^{\text {® }}$ | Sync-Lock ${ }^{\text {TM }}$ | VisualMax ${ }^{\text {™ }}$ |
| FETBench ${ }^{\text {™ }}$ |  | كGENERAL ${ }_{\text {® }}$ | VoltagePlus ${ }^{\text {TM }}$ |
| FlashWriter ${ }^{\text {® }}$ |  |  | XS ${ }^{\text {™ }}$ |
| FPS ${ }^{\text {™ }}$ |  |  |  |

## DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS

## LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

## As used herein

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

## ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Sales Support.
Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

PRODUCT STATUS DEFINITIONS
Definition of Terms

| Datasheet Identification | Product Status | Definition |
| :---: | :---: | :--- |
| Advance Information | Formative / In Design | Datasheet contains the design specifications for product development. Specifications may change <br> in any manner without notice. |
| Preliminary | First Production | Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild <br> Semiconductor reserves the right to make changes at any time without notice to improve design. |
| No Identification Needed | Full Production | Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make <br> changes at any time without notice to improve the design. |
| Obsolete | Not In Production | Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. <br> The datasheet is for reference information only. |

