

Features

Frequency range from 425 MHz to 445 MHz	High over-all frequency accuracy
Fully integrated PLL-stabilized VCO	FSK deviation and center frequency
Single-ended RF output	independently adjustable
FSK via crystal pulling	Data rates from DC to 40 kbps
Wideband FSK deviation possible	Adjustable output power range from
ASK/OOK via power amplifier modulation	-16 dBm to +12 dBm
Wide power supply range from 1.95 V to 5.5 V	Adjustable current consumption from
Very low standby current	3.5 mA to 15.9 mA
Low voltage detector	Conforms to EN 300 220 and similar standards
	8-pin Small Outline Integrated Circuit (SOIC)

Ordering Information

Part No.	Temperature Code	Package Code	Delivery Form
MLX72013	C (0 C° to 70 °C)	DC (SOIC8)	98 pc/tube 2500pc/T&R
MLX72013	K (-40 C° to 125 °C)	DC (SOIC8)	98 pc/tube 2500pc/T&R

Pin Description

Application Examples

RF remote controls Automatic meter reading (AMR) Tire pressure monitoring systems (TPMS) Remote keyless entry (RKE) Alarm and security systems Garage door openers Home automation

General Description

The MLX72013 transmitter IC is designed for applications in the European 433 MHz industrial-scientific-medical (ISM) band, according to the EN 300 220 telecommunications standard; but it can also be used in any other country with similar frequency bands.

The transmitter's carrier frequency f_c is determined by the frequency of the reference crystal f_{ref} . The integrated PLL synthesizer ensures that each RF value, ranging from 425 MHz to 445 MHz, can be achieved by using a crystal with a reference frequency according to: $f_{ref} = f_c/N$, where N = 16 is the PLL feedback divider ratio.





Document Content

1	The	eory of Operation	3
	1.1	General	3
	1.2	Block Diagram	3
2	Fui	nctional Description	4
	2.1	Crystal Oscillator	4
	2.2	FSK Modulation	4
	2.3	Crystal Pulling	4
	2.4	ASK Modulation	5
	2.5	Output Power Selection	
	2.6	Lock Detection	
	2.7	Low Voltage Detection	
	2.8	Mode Control Logic	6
	2.9	Timing Diagrams	6
3	Pin	Definition and Description	7
4	Ele	ectrical Characteristics	8
	4.1	Absolute Maximum Ratings	8
	4.2	Normal Operating Conditions	8
	4.3	Crystal Parameters	8
	4.4	DC Characteristics	9
	4.5	AC Characteristics	10
	4.6	Output Power Steps	10
5	Te	st Circuit	11
	5.1	Test circuit component list to Fig. 6	11
6	Pa	ckage Information	12
	6.1	Soldering Information	12
7	Re	liability Information	13
8		D Precautions	
9	Dis	sclaimer	14



1 Theory of Operation

1.1 General

As depicted in Fig.1, the MLX72013 transmitter consists of a fully integrated voltage-controlled oscillator (VCO), a divide-by-16 divider (div16), a phase-frequency detector (PFD) and a charge pump (CP). An internal loop filter determines the dynamic behavior of the PLL and suppresses reference spurious signals. A Colpitts crystal oscillator (XOSC) is used as the reference oscillator of a phase-locked loop (PLL) synthesizer. The VCO's output signal feeds the power amplifier (PA). The RF signal power P_{out} can be adjusted in four steps from $P_{out} = -16$ dBm to +12 dBm, either by changing the value of resistor RPS or by varying the voltage V_{PS} at pin PSEL. The open-collector output (OUT) can be used either to directly drive a loop antenna or to be matched to a 500hm load. Bandgap biasing ensures stable operation of the IC at a power supply range of 1.95 V to 5.5 V.

1.2 Block Diagram




Fig. 1: Block diagram with external components




2 Functional Description

2.1 Crystal Oscillator

A Colpitts crystal oscillator with integrated functional capacitors is used as the reference oscillator for the PLL synthesizer. The equivalent input capacitance CRO offered by the crystal oscillator input pin ROI is about 18pF. The crystal oscillator is provided with an amplitude control loop in order to have a very stable frequency over the specified supply voltage and temperature range in combination with a short start-up time.

2.2 FSK Modulation

FSK modulation can be achieved by pulling the frequency. oscillator CMOS-Α compatible data stream applied at the pin FSKDTA digitally modulates the XOSC via an integrated NMOS switch. Two external pulling capacitors CX1 and CX2 allow the FSK deviation Δf and the center frequency f_{c} to be adjusted independently. At FSKDTA = 0, CX2 is connected in parallel to CX1 leading to the lowfrequency component of the FSK spectrum (f_{min}) ; while at FSKDTA = 1, CX2 is deactivated and the XOSC is set to its high frequency f_{max}. An external reference signal can be directly ACcoupled to the reference oscillator input pin ROI. Then the transmitter is used without a crystal. Now the reference signal sets the carrier frequency and may also contain the FSK (or FM) modulation.



FSKDTA	Description
0	f_{min} = f_c - Δf (FSK switch is closed)
1	$f_{max} = f_c + \Delta f$ (FSK switch is open)

2.3 Crystal Pulling

A crystal is tuned by the manufacturer to the required oscillation frequency f_0 at a given load capacitance CL and within the specified calibration tolerance. The only way to pull the oscillation frequency is to vary the effective load capacitance CL_{eff} seen by the crystal.

Figure 3 shows the oscillation frequency of a crystal as a function of the effective load capacitance. This capacitance changes in accordance with the logic level of FSKDTA around the specified load capacitance. The figure illustrates the relationship between the external pulling capacitors and the frequency deviation.

It can also be seen that the pulling sensitivity increases with the reduction of CL. Therefore, applications with a high frequency deviation require a low load capacitance. For narrow band FSK applications, a higher load capacitance could be chosen in order to reduce the frequency drift caused by the tolerances of the chip and the external pulling capacitors.




Fig. 3: Crystal pulling characteristic

MLX72013 433MHz

FSK/ASK Transmitter

2.4 ASK Modulation

The MLX72013 can be ASK-modulated by applying data directly at pin PSEL. This turns the PA on and off and therefore leads to an ASK signal at the output.

2.5 Output Power Selection

The transmitter is provided with an output power selection feature. There are four predefined output power steps and one off-step accessible via the power selection pin PSEL. A digital power step adjustment was chosen because of its high accuracy and stability. The number of steps and the step sizes as well as the corresponding power levels are selected to cover a wide spectrum of different applications.

The implementation of the output power control logic is shown in figure 4. There are two matched current sources with an amount of about 8 µA. One current source is directly applied to the PSEL pin. The other current source is used for the generation of reference voltages with a resistor ladder. These reference voltages are defining the thresholds between the power steps. The four comparators deliver thermometer-coded control signals depending on the voltage level at the pin PSEL. In order to have a certain amount of ripple tolerance in a noisy environment the comparators are provided with a little hysteresis of about 20 mV. With these control signals, weighted current sources of the power amplifier are switched on or off to set the desired output power level (Digitally Controlled Current Source). The LOCK signal and the output of the low voltage detector are gating this current source.




Fig. 4: Block diagram of output power control circuitry

There are two ways to select the desired output power step. First by applying a DC voltage at the pin PSEL, then this voltage directly selects the desired output power step. This kind of power selection can be used if the transmission power must be changed during operation. For a fixed-power application a resistor can be used which is connected from the PSEL pin to ground. The voltage drop across this resistor selects the desired output power level. For fixed-power applications at the highest power step this resistor can be omitted. The pin PSEL is in a high impedance state during the "TX standby" mode.

2.6 Lock Detection

The lock detection circuitry turns on the power amplifier only after PLL lock. This prevents from unwanted emission of the transmitter if the PLL is unlocked.

2.7 Low Voltage Detection

The supply voltage is sensed by a low voltage detect circuitry. The power amplifier is turned off if the supply voltage drops below a value of about 1.85 V. This is done in order to prevent unwanted emission of the transmitter if the supply voltage is too low.



2.8 Mode Control Logic

The mode control logic allows two different modes of operation as listed in the following table. The mode control pin ENTX is pulled-down internally. This guarantees that the whole circuit is shut down if this pin is left floating.

ENTX	Mode	Description
0	TX standby	TX disabled
1	TX active	TX enable

2.9 Timing Diagrams

After enabling the transmitter by the ENTX signal, the power amplifier remains inactive for the time t_{on} , the transmitter start-up time. The crystal oscillator starts oscillation and the PLL locks to the desired output frequency within the time duration t_{on} . After successful PLL lock, the LOCK signal turns on the power amplifier, and then the RF carrier can be FSK or ASK modulated.




Fig. 5: Timing diagram for FSK and ASK modulation

MLX72013

433MHz

FSK/ASK Transmitter

3 Pin Definition and Description

Pin No.	Name	I/O Type	Functional Schematic	Description
1	FSKDTA	input	FSKDTA 1.5kΩ 1.5k	FSK data input, CMOS compatible with operation mode dependent pull-up circuit TX standby: no pull-up TX active: pull-up
2	FSKSW	analog I/O	VEE VCC FSKSW VEE VEE	XOSC FSK pulling pin, MOS switch
3	ROI	analog I/O	ROI 25k 36p 36p VEEE	XOSC connection to XTAL, Colpitts type crystal oscillator
4	ENTX	input	ENTX 1.5kΩ VCC 11.5kΩ VEE	mode control input, CMOS-compatible with internal pull-down circuit
5	PSEL	analog I/O	PSEL 1.5kΩ PSEL 1.5kΩ	power select input, high- impedance comparator logic TX standby: I _{PSEL} = 0 TX active: I _{PSEL} = 8µA
6	VCC	supply		positive power supply
7	OUT	output	OUT 7	power amplifier output, open collector
8	VEE	ground		negative power supply



Electrical Characteristics

4.1 Absolute Maximum Ratings

Parameter	Symbol	Condition	Min	Max	Unit
Supply voltage	V _{CC}		0	7.0	V
Input voltage	V _{IN}		-0.3	V _{CC} +0.3	V
Storage temperature	T _{STG}		-65	150	°C
Junction temperature	TJ			150	°C
Thermal Resistance	R_{thJA}			163	K/W
Power dissipation	P _{diss}			0.15	W
Electrostatic discharge	V _{ESD}	human body model (HBM) according to CDF-AEC- Q100-002	±2.0		kV

		Q100-002						
4.2 Normal Operating Conditions								
Parameter	Symbol	Condition	Min	Max	Unit			
Supply voltage	V_{CC}		1.95	5.5	V			
Operating temperature	T _A	MLX72013 C	0	70	°C			
		MLX72013 K	-40	125				
Input low voltage CMOS	V _{IL}	ENTX, FSKDTA pins		0.3*V _{CC}	V			
Input high voltage CMOS	V _{IH}	ENTX, FSKDTA pins	0.7*V _{CC}		V			
XOSC frequency	f _{ref}	set by the crystal	26.5	27.8	MHz			
VCO frequency	f _c	$f_c = 16 \bullet f_{ref}$	425	445	MHz			
FSK deviation	Δf	depending on CX1, CX2 and crystal parameters	±5	±25	kHz			
Data rate	R	NRZ code		40	kbit/s			

4.3 Crystal Parameters

Parameter	Symbol	Condition	Min	Max	Unit
Crystal frequency	f_0	fundamental mode, AT	26.5	27.8	MHz
Load capacitance	C _L		10	15	pF
Static capacitance	C ₀			7	pF
Series resistance	R ₁			50	Ω
Spurious response	a _{spur}			-10	dB

4.4 DC Characteristics

all parameters under normal operating conditions, unless otherwise stated; typical values at T_A = 23 $^{\circ}C$ and V_{CC} = 3.6 V

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Operating Currents					<u> </u>	
Standby current	I _{SBY}	MLX72013 C, ENTX=0		0.2	200	nA
		MLX72013 K, ENTX=0		0.2	4000	
Supply current in power step 0	I _{CC0}	ENTX=1		2.5		mA
Supply current in power step 1	I _{CC1}	ENTX=1		3.5		mA
Supply current in power step 2	I _{CC2}	ENTX=1		6.5		mA
Supply current in power step 3	I _{CC3}	ENTX=1		9.8		mA
Supply current in power step 4	I _{CC4}	ENTX=1		15.9		mA
Digital Pin Characteristics						
Input low voltage CMOS	V _{IL}	ENTX, FSKDTA pins	-0.3		0.3*V _{cc}	V
Input high voltage CMOS	V _{IH}	ENTX, FSKDTA pins	0.7*V _{CC}		V _{CC} +0.3	V
Pull down current ENTX pin	I _{PDEN}	ENTX=1	0.2	2.0	20	μΑ
Low level input current ENTX pin	I _{INLEN}	ENTX=0			0.02	μΑ
High level input current FSKDTA pin	I _{INHDTA}	FSKDTA=1			0.02	μΑ
Pull up current FSKDTA pin active	I _{PUDTAa}	FSKDTA=0 ENTX=1	0.1	1.5	12	μΑ
Pull up current FSKDTA pin standby	I _{PUDTAs}	FSKDTA=0 ENTX=0			0.02	μΑ
FSK Switch Resistance						
MOS switch On resistance	R _{ON}	FSKDTA=0 ENTX=1		20	70	Ω
MOS switch Off resistance	R _{OFF}	FSKDTA=1 ENTX=1	1			МΩ
Power Select Characteristics						
Power select current	I _{PSEL}	ENTX=1	7.0	8.6	9.9	μA
Power select voltage step 0	V_{PS0}	ENTX=1			0.035	V
Power select voltage step 1	V _{PS1}	ENTX=1	0.14		0.24	V
Power select voltage step 2	V_{PS2}	ENTX=1	0.37		0.60	V
Power select voltage step 3	V_{PS3}	ENTX=1	0.78		1.29	V
Power select voltage step 4	V _{PS4}	ENTX=1	1.55			V
Low Voltage Detection Chara		_				
Low voltage detect threshold	V_{LVD}	ENTX=1	1.75	1.85	1.95	V

4.5 AC Characteristics

all parameters under normal operating conditions, unless otherwise stated; typical values at T_A = 23 °C and V_{CC} = 3.6 V; test circuit shown in Fig. 6, f_c = 433.92 MHz

Parameter	Symbol	Condition	Min	Тур	Max	Unit
CW Spectrum Characteristics						
Output power in step 0 (Isolation in off-state)	P _{off}	ENTX=1			-70	dBm
Output power in step 1	P ₁	ENTX=1	-16	-15	-13	dBm
Output power in step 2	P ₂	ENTX=1	0	1	2	dBm
Output power in step 3	P ₃	ENTX=1	6	7	9	dBm
Output power in step 4	P ₄	ENTX=1	10	11	12	dBm
Phase noise at 5kHz offset	L(f _m) ₅	@ 5kHz offset		-98		dBc/Hz
Phase noise at 200kHz offset	L(f _m) ₂₀₀	@ 200kHz offset		-97		dBc/Hz
Spurious emissions according to EN 300 220-1 (2000.09) table 13	P _{spur}	47MHz< f <74MHz 87.5MHz< f <118MHz 174MHz< f <230MHz 470MHz< f <862MHz B=100kHz			-54	dBm
		f < 1GHz, B=100kHz			-36	dBm
		f > 1GHz, B=1MHz			-30	dBm
Start-up Parameters						
Start-up time	t _{on}	from standby to transmit mode		0.6	1.0	ms
Frequency Stability						
Frequency stability vs. supply voltage	df _{VCC}				±3	ppm
Frequency stability vs. temperature	df _{TA}	crystal at constant temperature			±10	ppm
Frequency stability vs. variation range of C _{RO}	df _{CRO}				±20	ppm

4.6 Output Power Steps

Power step	0	1	2	3	4
RPS / kΩ	< 3	22	56	120	not connected



5 Test Circuit




Fig. 6: Test circuit for FSK with 50 Ω matching network

5.1 Test circuit component list to Fig. 6

Part	Size	Value @ 433.92 MHz	Tolerance	Description
CM1	0805	8.2 pF	±5%	impedance matching capacitor
CM2	0805	12 pF	±5%	impedance matching capacitor
CM3	0805	82 pF	±5%	impedance matching capacitor
LM	0805	22 nH	±5%	impedance matching inductor, note 2
LT	0805	33 nH	±5%	output tank inductor, note 2
CX1	0805	10 pF	±5%	XOSC capacitor, note 1
CX2	0805	12 pF	±5%	XOSC capacitor, note 1
RPS	0805	see para. 4.6	±5%	power-select resistor
CB0	1206	220 nF	±20%	blocking capacitor
CB1	0805	330 pF	±10%	blocking capacitor
XTAL	SMD 6x3.5	27.1200 MHz	±20ppm calibr. ±20ppm temp.	fundamental wave crystal, $C_L = 10$ pF, $C_{0, max} = 7$ pF, $R_1 = 40$ Ω

Note 1: value depending on crystal parameters

Note 2: for high-power applications high-Q wire-wound inductors should be used



6 Package Information




Fig. 7: SOIC8 (Small Outline Integrated Circuit)

all Dimension in mm, coplanarity < 0.1mm												
	D	Е	Н	Α	A1	A2	е	В	ZD	С	L	α
min	4.80	3.81	5.80	1.52	0.10	1.37	4.0=	0.36	0.50	0.19	0.41	0°
max	4.98	3.99	6.20	1.72	0.25	1.57	1.27	0.46	0.53	0.25	1.27	8°
all Dimension in inch, coplanarity < 0.004"												
min	0.189	0.150	0.2284	0.060	0.0040	0.054		0.014	0.004	0.075	0.016	0°
max	0.196	0.157	0.2440	0.068	0.0098	0.062	0.050	0.018	0.021	0.098	0.050	8°

6.1 Soldering Information

 The device MLX72013 is qualified for MSL1 with soldering peak temperature 260 deg C according to JEDEC J-STD-20.

7 Reliability Information

This Melexis device is classified and qualified regarding soldering technology, solderability and moisture sensitivity level, as defined in this specification, according to following test methods:

Reflow Soldering SMD's (Surface Mount Devices)

IPC/JEDEC J-STD-020
 "Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices (classification reflow profiles according to table 5-2)"

Wave Soldering SMD's (Surface Mount Devices)

 EN60749-20 "Resistance of plastic- encapsulated SMD's to combined effect of moisture and soldering heat"

Solderability SMD's (Surface Mount Devices)

 EIA/JEDEC JESD22-B102 "Solderability"

For all soldering technologies deviating from above mentioned standard conditions (regarding peak temperature, temperature gradient, temperature profile etc) additional classification and qualification tests have to be agreed upon with Melexis.

The application of Wave Soldering for SMD's is allowed only after consulting Melexis regarding assurance of adhesive strength between device and board.

8 ESD Precautions

Electronic semiconductor products are sensitive to Electro Static Discharge (ESD).

Always observe Electro Static Discharge control procedures whenever handling semiconductor products.

9 Disclaimer

- 1) The information included in this documentation is subject to Melexis intellectual and other property rights. Reproduction of information is permissible only if the information will not be altered and is accompanied by all associated conditions, limitations and notices.
- 2) Any use of the documentation without the prior written consent of Melexis other than the one set forth in clause 1 is an unfair and deceptive business practice. Melexis is not responsible or liable for such altered documentation.
- 3) The information furnished by Melexis in this documentation is provided 'as is'. Except as expressly warranted in any other applicable license agreement, Melexis disclaims all warranties either express, implied, statutory or otherwise including but not limited to the merchantability, fitness for a particular purpose, title and non-infringement with regard to the content of this documentation.
- 4) Notwithstanding the fact that Melexis endeavors to take care of the concept and content of this documentation, it may include technical or factual inaccuracies or typographical errors. Melexis disclaims any responsibility in connection herewith.
- 5) Melexis reserves the right to change the documentation, the specifications and prices at any time and without notice. Therefore, prior to designing this product into a system, it is necessary to check with Melexis for current information.
- 6) Melexis shall not be liable to recipient or any third party for any damages, including but not limited to personal injury, property damage, loss of profits, loss of use, interrupt of business or indirect, special incidental or consequential damages, of any kind, in connection with or arising out of the furnishing, performance or use of the information in this documentation.
- 7) The product described in this documentation is intended for use in normal commercial applications. Applications requiring operation beyond ranges specified in this documentation, unusual environmental requirements, or high reliability applications, such as military, medical life-support or life-sustaining equipment are specifically not recommended without additional processing by Melexis for each application.
- 8) Any supply of products by Melexis will be governed by the Melexis Terms of Sale, published on www.melexis.com.
- © Melexis NV. All rights reserved.

For the latest version of this document, go to our website at: <u>www.melexis.com</u>

Or for additional information contact Melexis Direct:

Europe, Asia:	Americas:	Asia:			
Phone: +32 1367 0495	Phone: +1 603 223 2362	Phone: +32 1367 0495			
E-mail: sales europe@melexis.com	E-mail: sales usa@melexis.com	E-mail: sales asia@melexis.com			

ISO/TS 16949 and ISO14001 Certified

3901072013 Page 14 of 14 Data Sheet Rev. 001 June/08