

- Serial I/O 3 (CS controller, external clock)- Noise filter built-in(in serial input pin and clock pin, 2 MHz sampling)
- FLD display data ..... input
- A-D conversion data ..... output
- Command ..... input
- Package ..... 36P2R-G
- Oscillation circuit

$\qquad$
CR oscillation cirucit (external capacitor)- Oscillation frequency2 MHz

- Power source voltage ..... 4.0 to 5.5 V

PIN CONFIGURATION (TOP VIEW)


Package type: 36P2R-G

Fig. 1 Pin configuration of M35502AFP

FUNCTIONAL BLOCK


Fig. 2 Functional block diagram

## PIN DESCRIPTION

Table 1 Pin description

| Pin | Name | Input | Output | Function |
| :---: | :---: | :---: | :---: | :---: |
| Vcc, Vss | Power source |  |  | - Apply voltage of 5 V to Vcc , and 0 V to Vss. |
| Vee | Pull-down power source |  |  | - Applies voltage supplied to pull-down resistors. |
| OSC | Clock input | Input |  | - Connect an external capacitor to this pin. |
| $\overline{\mathrm{CS}}$ | Chip select | CMOS input |  | - Serial transfer is possible by inputting " L " signal. <br> - Pull-up resistor is built in. |
| SCLK | Serial clock | CMOS input Noise filter |  | - Clock for serial transfer is input. <br> - Read a clock twice with 2 MHz sampling clock and judge if it is a noise or not. |
| SDATA | Serial input/ output | CMOS input Noise filter | N -channel open-drain | - Serial data is input/output. <br> - In input mode, read a clock twice with 2 MHz sampling clock and judge if it is a noise or not. |
| $\begin{aligned} & \text { FLD24/P0 - } \\ & \text { FLD22/P2 } \end{aligned}$ | Digit/Port |  | P-channel open-drain | - Pin for ordinary output or digit output. <br> - At reset this port is set to Vee level through a pull-down resistor. |
| $\begin{aligned} & \text { FLD21- } \\ & \text { FLD0 } \end{aligned}$ | Segment/Digit |  | P-channel open-drain | - Pin for digit output or segment output. <br> - At reset this port is set to Vee level through a pull-down resistor. |

## PORT BLOCK



Fig. 3 Port block diagram

## COMMAND STYLE

Display data setting (Command 0)

| b 7 | b 6 | b 5 | b 4 | b 3 | b 2 | b 14 | b 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | a 4 | a 3 | a 2 | a 1 | a 0 |

 0010 : FLD16 0011 : FLD15 0100 :FLD14 0101 : FLD13 0110 : FLD12 0111 : FLD11 1000 : FLD10 1001 : FLD9 1010 : FLD8

Serial data transfer setting
1:3-byte transfer
0 : 4-byte transfer
Display state setting
(Command 1)


Display ON or OFF setting 1 : ON
0 : OFF
Display duty setting
11:15/16
10:6/16
0 1: 4/16
$00: 3 / 16$
DIG/PORT switch setting (Note)
00 : P0 output of command 3 valid 01 : P0, P1 output of command 3 valid 10 : P0, P1, P2 output of command 3 valid

Number of timing selecting


11 : All port is set as DIG.
(Command 2)
Number of timing setting
0000 :T16
0001 :T15
0010:T14
0011:T13
0 10 : T12
010 1:T11
0110 : T10
0111 : T9
1000 :T8
1001:T7
1010 :T6
1011:T5
Port data setting
(Command 3)


P2-P0 output data

Note: DIG/PORT switch setting becomes valid when command 3 (port data setting) is accepted. When command 3 is not used, set " 112 " to these bits.

Fig. 4 Command style

## SERIAL I/O PROTOCOL

Byte protocol


Note: SDATA is in high-impedance state during CS signal is "H".

Command protocol

Display data setting
(Command 0)


Notes 1: The serial data which is transmitted after executing command 0 is recognized as a display data.
2: Set the CS signal to " H " level after transferring a display data.
Other setting except
display data setting (Command 1 to 3 )


Fig. 5 Serial I/O protocol

## SERIAL COMMUNICATION FORMAT (DISPLAY DATA, A-D OUTPUT)

When using 25 high-breakdown-voltage ports (segment + grid) (4-byte transfer)


The SDATA pin becoms output mode from after the $\overline{C S}$ pin falling until the 5 th byte of serial data. The SDATA becomes command input mode from the 6th byte of serial data.

When using 24 high-breakdown-voltage ports (segment + grid) (3-byte transfer)


The SDATA pin becoms output mode from after the $\overline{C S}$ pin falling until the 5th byte of serial data. The SDATA becomes command input mode from the 6th byte of serial data.

When using 16 high-breakdown-voltage ports (segment + grid) or less (3-byte transfer)


Transfer dummy data to the third byte of each timing.
The SDATA pin becoms output mode from after the $\overline{C S}$ pin falling until the 5 th byte of serial data. The SDATA becomes command input mode from the 6th byte of serial data.

Fig. 6 Serial communication format

FLD DISPLAY TIMING


Fig. 7 FLD display timing diagram

## SEGMENT/DIGIT SETTING EXAMPLE

|  | PORT | FLD | Grid: 5 <br> Segment:8 | Grid: 7 <br> Segment:8 | Grid: 10 <br> Segment:8 | Grid: 7 <br> Segment18 |
| ---: | :--- | :--- | ---: | ---: | ---: | ---: |
| 1 |  | FLD0 | SEG1 | SEG1 | SEG1 | SEG1 |
| 2 |  | FLD1 | SEG2 | SEG2 | SEG2 | SEG2 |
| 3 |  | FLD2 | SEG3 | SEG3 | SEG3 | SEG3 |
| 4 |  | FLD3 | SEG4 | SEG4 | SEG4 | SEG4 |
| 5 |  | FLD4 | SEG5 | SEG5 | SEG5 | SEG5 |
| 6 |  | FLD5 | SEG6 | SEG6 | SEG6 | SEG6 |
| 7 |  | FLD6 | SEG7 | SEG7 | SEG7 | SEG7 |
| 8 |  | FLD7 | SEG8 | SEG8 | SEG8 | SEG8 |
| 9 |  | FLD8 | GRID5 | GRID7 | GRID10 | SEG9 |
| 10 |  | FLD9 | GRID4 | GRID6 | GRID9 | SEG10 |
| 11 |  | FLD10 | GRID3 | GRID5 | GRID8 | SEG111 |
| 12 |  | FLD11 | GRID2 | GRID4 | GRID7 | SEG12 |
| 13 |  | FLD12 | GRID1 | GRID3 | GRID6 | SEG13 |
| 14 |  | FLD13 |  | GRID2 | GRID5 | SEG14 |
| 15 |  | FLD14 |  | GRID1 | GRID4 | SEG15 |
| 16 |  | FLD15 |  |  | GRID3 | SEG16 |
| 17 |  | FLD16 |  |  | GRID2 | SEG17 |
| 18 |  | FLD17 |  |  | GRID1 | SEG18 |
| 19 |  | FLD18 |  |  |  | GRID7 |
| 20 |  | FLD19 |  |  |  | GRID6 |
| 21 |  | FLD20 |  |  |  | GRID5 |
| 22 |  | FLD21 |  |  |  | GRID4 |
| 23 | P2 | FLD22 |  |  |  | GRID3 |
| 24 | P1 | FLD23 |  |  |  | GRID2 |
| 25 | P0 | FLD24 |  |  |  | GRID1 |

Fig. 8 Segment/Digit setting example

BIT ALLOCATION FOR DISPLAY RAM

| ADDRESS b7 |  |  |  |  |  |  |  | b0 |  | b7 |  |  |  |  |  |  | b0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0016 |  |  |  |  |  |  |  | $\begin{array}{\|c\|} \hline \text { FLD } \\ 24 \\ \hline \end{array}$ | 2016 |  |  |  |  |  |  |  | FLD <br> 24 |  |
| 0116 | $\begin{gathered} \text { FLD } \\ 23 \\ \hline \end{gathered}$ | $\begin{gathered} \text { FLD } \\ 22 \\ \hline \end{gathered}$ | $\begin{gathered} \text { FLD } \\ 21 \\ \hline \end{gathered}$ | $\begin{gathered} \text { FLD } \\ 20 \\ \hline \end{gathered}$ | $\begin{gathered} \text { FLD } \\ 19 \end{gathered}$ | $\begin{gathered} \text { FLD } \\ 18 \end{gathered}$ | $\begin{gathered} \text { FLD } \\ 17 \\ \hline \end{gathered}$ | $\begin{gathered} c 4 \\ \hline \text { FLD } \\ 16 \\ \hline \end{gathered}$ | 2116 | FLD | $\begin{array}{\|c\|} \hline \text { FLD } \\ 22 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 21 \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 20 \end{array}$ | $\begin{gathered} \hline \text { FLD } \\ 19 \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 18 \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 17 \\ \hline \end{array}$ | $\begin{gathered} c \tau \\ \hline \text { FLD } \\ 16 \end{gathered}$ |  |
| 0216 | $\begin{array}{\|c\|} \hline \text { FLD } \\ 15 \\ \hline \end{array}$ | FLD | $\begin{gathered} \text { FLD } \\ 13 \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 12 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 11 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 10 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 9 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ \hline 8 \\ \hline \end{array}$ | T1 2216 | FLD 15 | $\begin{gathered} \text { FLD } \\ 14 \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 13 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 12 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 11 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 10 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 9 \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ \hline 8 \\ \hline \end{array}$ | T9 |
| 0316 | FLD <br> 7 | $\begin{array}{\|c\|} \hline \text { FLD } \\ 6 \\ \hline \end{array}$ | $\begin{gathered} \text { FLD } \\ 5 \\ \hline \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 4 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 3 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 2 \\ \hline \end{array}$ | $\begin{array}{c\|} \hline \text { FLD } \\ 1 \\ \hline \end{array}$ | $\begin{gathered} \mathrm{FLD} \\ 0 \end{gathered}$ | 2316 | FLD <br> 7 | $\begin{array}{\|c\|} \hline \text { FLD } \\ \hline \end{array}$ | $\begin{gathered} \hline \text { FLD } \\ 5 \\ \hline \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 4 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 2 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 1 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 0 \\ \hline \end{array}$ |  |
| 0416 |  |  |  |  |  |  |  | FLD <br> 24 | 2416 |  |  |  |  |  |  |  | (FLD |  |
| 0516 | FLD <br> 23 | $\begin{array}{\|c\|} \hline \text { FLD } \\ 22 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 21 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 20 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 19 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 18 \\ \hline \end{array}$ | $\begin{gathered} \hline \text { FLD } \\ 17 \\ \hline \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 16 \\ \hline \end{array}$ | 2516 | $\begin{gathered} \hline \text { FLD } \\ 23 \\ \hline \end{gathered}$ | $\begin{array}{\|c\|} \hline F L D \\ 22 \\ \hline \end{array}$ | $\begin{array}{c\|} \hline \text { FLD } \\ 21 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 20 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 19 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 18 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 17 \\ \hline \end{array}$ | $\begin{array}{c\|} \hline \text { FLD } \\ 16 \\ \hline \end{array}$ |  |
| 0616 | $\begin{array}{\|c\|} \hline \text { FLD } \\ 15 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 14 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 13 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 12 \\ \hline \end{array}$ | $\begin{gathered} \hline \text { FLD } \\ 11 \\ \hline \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 10 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 9 \\ \hline \end{array}$ | $\begin{gathered} \hline \text { FLD } \\ 8 \\ \hline \end{gathered}$ | T2 2616 | $\begin{gathered} \hline \text { FLD } \\ 15 \\ \hline \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 14 \\ \hline \end{array}$ | $\begin{gathered} \hline \text { FLD } \\ 13 \\ \hline \end{gathered}$ | $\begin{array}{\|c} \hline \text { FLD } \\ 12 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 11 \\ \hline \end{array}$ | $\begin{array}{\|c} \hline \text { FLD } \\ 10 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 9 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 8 \\ \hline \end{array}$ | T10 |
| 0716 | FLD <br> 7 | $\begin{array}{\|c\|} \hline \text { FLD } \\ 6 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 5 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 3 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 2 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ \hline \end{array}$ | $\begin{gathered} \mathrm{FLD} \\ 0 \end{gathered}$ | 2716 | $\begin{array}{\|c\|} \hline \text { FLD } \\ 7 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 6 \\ \hline \end{array}$ | $\begin{gathered} \hline \text { FLD } \\ 5 \\ \hline \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 4 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 3 \\ \hline \end{array}$ | $\begin{gathered} \hline \text { FLD } \\ 2 \\ \hline \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 1 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 0 \\ \hline \end{array}$ |  |
| 0816 |  |  |  |  |  |  |  | $F L D$ <br> 24 | 2816 |  |  |  |  |  |  |  | FLD <br> 24 |  |
| 0916 | $\begin{gathered} \hline \text { FLD } \\ 23 \\ \hline \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 22 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 21 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 20 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 19 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 18 \\ \hline \end{array}$ | $\begin{gathered} \hline \text { FLD } \\ 17 \\ \hline \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 16 \\ \hline \end{array}$ | 2916 | $\begin{array}{c\|} \hline \text { FLD } \\ 23 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 22 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 21 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 20 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ \hline 19 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 18 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 17 \\ \hline \end{array}$ | $\begin{array}{c\|} \hline \text { FLD } \\ 16 \\ \hline \end{array}$ |  |
| 0A16 | $\begin{array}{\|c\|} \hline \text { FLD } \\ 15 \\ \hline \end{array}$ | $\begin{array}{\|c} \hline \text { FLD } \\ 14 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 13 \\ \hline \end{array}$ | $\begin{array}{\|c} \hline \text { FLD } \\ 12 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 11 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 10 \\ \hline \end{array}$ | $\begin{array}{\|c\|c\|} \hline F L D \\ 9 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline F L D \\ 8 \\ \hline \end{array}$ | T3 2 A 16 | $\begin{gathered} \hline \text { FLD } \\ 15 \\ \hline \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 14 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 13 \\ \hline \end{array}$ | $\begin{array}{\|c} \hline \text { FLD } \\ 12 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 11 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 10 \\ \hline \text { FI } \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 9 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline F L D \\ 8 \\ \hline \end{array}$ | T11 |
| 0B16 | FLD <br> 7 | $\begin{gathered} \hline \text { FLD } \\ 6 \\ \hline \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 5 \\ \hline \end{array}$ | $\begin{array}{\|c\|c\|} \hline \text { FLD } \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 3 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 2 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 1 \\ \hline \end{array}$ | FLD <br> 0 <br> FLD | 2B16 | $\begin{array}{c\|} \hline \text { FLD } \\ 7 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 6 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 5 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 4 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 3 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 2 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 1 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 0 \\ \hline \end{array}$ |  |
| $0 \mathrm{Cl}_{16}$ |  |  |  |  |  |  |  | FLD <br> 24 | 2C16 |  |  |  |  |  |  |  | FLD <br> 24 |  |
| 0D16 | $\begin{gathered} \hline \text { FLD } \\ 23 \\ \hline \end{gathered}$ | $\begin{array}{c\|} \hline \text { FLD } \\ 22 \\ \hline \end{array}$ | $\begin{gathered} \hline \text { FLD } \\ 21 \\ \hline \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 20 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 19 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 18 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 17 \\ \hline \end{array}$ | $\begin{array}{c\|} \hline \text { FLD } \\ 16 \\ \hline \end{array}$ | 2D16 | $\begin{array}{c\|} \hline \text { FLD } \\ 23 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 22 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 21 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 20 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 19 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 18 \\ \hline \end{array}$ | $\begin{gathered} \hline \text { FLD } \\ 17 \\ \hline \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ \hline 16 \\ \hline \end{array}$ |  |
| 0E16 | $\begin{array}{\|c\|} \hline \text { FLD } \\ 15 \\ \hline \end{array}$ | $\begin{gathered} \hline \text { FLD } \\ 14 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { FLD } \\ 13 \\ \hline \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 12 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 11 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 10 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 9 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 8 \\ \hline \end{array}$ | T4 2E16 | $\begin{array}{\|c\|} \hline \text { FLD } \\ 15 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 14 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 13 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 12 \\ \hline \end{array}$ | $\begin{array}{\|c} \hline \text { FLD } \\ 11 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 10 \\ \hline \end{array}$ | $\begin{array}{\|c\|c\|} \hline \text { FLD } \\ \hline \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 8 \\ \hline \end{array}$ | T12 |
| OF16 | FLD <br> 7 | $\begin{gathered} \hline \text { FLD } \\ 6 \\ \hline \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 5 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 4 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 3 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 2 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ \hline \\ \hline \end{array}$ | FLD ${ }^{\text {F }}$ | $2 \mathrm{~F}_{16}$ | FLD <br> 7 | $\begin{array}{\|c\|} \hline \text { FLD } \\ \hline \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 5 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 4 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 3 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 2 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 0 \\ \hline \end{array}$ |  |
| 1016 |  |  |  |  |  |  |  | FLD <br> 24 | $3016$ |  |  |  |  |  |  |  | (FLD |  |
| 1116 | $\begin{gathered} \hline \text { FLD } \\ 23 \\ \hline \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 22 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 21 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 20 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 19 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 18 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 17 \\ \hline \end{array}$ | $\begin{array}{\|r} \hline \text { FLD } \\ 16 \\ \hline \end{array}$ | $3116$ | $\begin{gathered} \hline \text { FLD } \\ 23 \\ \hline \end{gathered}$ | $\begin{array}{\|c\|} \hline F L D \\ 22 \\ \hline \end{array}$ | $\begin{array}{\|c} \hline \text { FLD } \\ 21 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 20 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 19 \\ \hline \end{array}$ | $\begin{gathered} \hline \text { FLD } \\ 18 \\ \hline \end{gathered}$ | $\begin{array}{\|c} \hline \text { FLD } \\ 17 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 16 \\ \hline \end{array}$ |  |
| 1216 | $\begin{array}{\|c\|} \hline \text { FLD } \\ 15 \\ \hline \end{array}$ | $\begin{array}{\|c\|c\|} \hline \text { FLD } \\ 14 \\ \hline \end{array}$ | $\begin{gathered} \hline \text { FLD } \\ 13 \\ \hline \end{gathered}$ | $\begin{array}{\|c} \hline \text { FLD } \\ 12 \\ \hline \text { FI } \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 11 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 10 \\ \hline \end{array}$ | $\begin{gathered} \hline \text { FLD } \\ 9 \\ \hline \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 8 \\ \hline \end{array}$ | T5 3216 | $\begin{gathered} \text { FLD } \\ 15 \\ \hline \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 14 \\ \hline \end{array}$ | $\begin{gathered} \text { FLD } \\ 13 \\ \hline \end{gathered}$ | $\begin{array}{\|c} \hline \text { FLD } \\ 12 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 11 \\ \hline \end{array}$ | $\begin{array}{\|c} \hline \text { FLD } \\ 10 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 9 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 8 \\ \hline \end{array}$ | T13 |
| 1316 | FLD <br> 7 | $\begin{array}{c\|} \hline \text { FLD } \\ 6 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 5 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 4 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 3 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 2 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 1 \\ \hline \end{array}$ | FLD <br> 0 <br> FLD | 3316 | $\begin{array}{c\|} \hline \text { FLD } \\ 7 \\ \hline \end{array}$ | $\begin{gathered} \hline \text { FLD } \\ 6 \\ \hline \end{gathered}$ | $\begin{gathered} \text { FLD } \\ 5 \\ \hline \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 4 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 3 \\ \hline \end{array}$ | $\begin{array}{\|c} \hline \text { FLD } \\ 2 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 1 \\ \hline \end{array}$ | $\begin{gathered} \text { FLD } \\ 0 \\ \hline \end{gathered}$ |  |
| 1416 |  |  |  |  |  |  |  | $F L D$ <br> 24 | 3416 |  |  |  |  |  |  |  | FLD <br> 24 |  |
| 1516 | $\begin{array}{\|c\|} \hline \text { FLD } \\ 23 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 22 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 21 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 20 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 19 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 18 \\ \hline \end{array}$ | $\begin{gathered} \hline \text { FLD } \\ 17 \\ \hline \end{gathered}$ | $\begin{array}{\|c} \hline \text { FLD } \\ 16 \\ \hline \end{array}$ | 3516 | $\begin{array}{c\|} \hline \text { FLD } \\ 23 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 22 \\ \hline \end{array}$ | $\begin{array}{\|c\|c\|} \hline \text { FLD } \\ 21 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 20 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 19 \\ \hline \end{array}$ | $\begin{gathered} \hline \text { FLD } \\ 18 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { FLD } \\ 17 \\ \hline \end{gathered}$ | $\begin{array}{c\|} \hline \text { FLD } \\ 16 \\ \hline \end{array}$ |  |
| 1616 | $\begin{array}{\|c\|} \hline \text { FLD } \\ 15 \\ \hline \end{array}$ | $\begin{array}{\|c\|c\|} \hline \text { FLD } \\ 14 \\ \hline \end{array}$ | $\begin{gathered} \hline \text { FLD } \\ 13 \\ \hline \end{gathered}$ | $\begin{array}{\|c} \hline \text { FLD } \\ 12 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 11 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 10 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 9 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 8 \\ \hline \end{array}$ | T6 3616 | $\begin{gathered} \hline \text { FLD } \\ 15 \\ \hline \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 14 \\ \hline \end{array}$ | $\begin{gathered} \hline \text { FLD } \\ \hline \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 12 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 11 \\ \hline \end{array}$ | $\begin{array}{\|c} \hline \text { FLD } \\ 10 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 9 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 8 \\ \hline \end{array}$ | T14 |
| 1716 | FLD <br> 7 | $\begin{array}{\|c\|} \hline \text { FLD } \\ 6 \\ \hline \end{array}$ | $\begin{gathered} \hline \text { FLD } \\ 5 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { FLD } \\ 4 \\ \hline \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 3 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 2 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 1 \\ \hline \end{array}$ | $\begin{gathered} \mathrm{FLD} \\ 0 \end{gathered}$ | 3716 | $\begin{array}{\|c\|} \hline \text { FLD } \\ 7 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 5 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 4 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 3 \\ \hline \end{array}$ | $\begin{gathered} \hline \text { FLD } \\ 2 \\ \hline \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 1 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 0 \\ \hline \end{array}$ |  |
| 1816 |  |  |  |  |  |  |  | FLD | $3816$ |  |  |  |  |  |  |  | FLD <br> 24 |  |
| 1916 | $\begin{array}{\|c} \hline \text { FLD } \\ 23 \\ \hline \end{array}$ | $\begin{gathered} \hline \text { FLD } \\ 22 \\ \hline \end{gathered}$ | $\begin{array}{\|c\|} \hline F L D \\ 21 \\ \hline \end{array}$ | $\begin{gathered} \hline \text { FLD } \\ 20 \\ \hline \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 19 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 18 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 17 \\ \hline \end{array}$ | $\begin{gathered} \hline \text { FLD } \\ 16 \\ \hline \end{gathered}$ | $3916$ | $\begin{array}{c\|} \hline \text { FLD } \\ 23 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 22 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 21 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 20 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 19 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 18 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 17 \\ \hline \end{array}$ | $\begin{array}{c\|} \hline \text { FLD } \\ 16 \\ \hline \end{array}$ |  |
| 1 A16 | $\begin{array}{\|c} \hline \text { FLD } \\ 15 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 14 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 13 \\ \hline \end{array}$ | $\begin{array}{\|c} \hline \text { FLD } \\ 12 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 11 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 10 \\ \hline \end{array}$ | $\begin{array}{\|c} \hline \text { FLD } \\ 9 \\ \hline \end{array}$ | $\begin{array}{\|c\|c\|} \hline F L D \\ 8 \\ \hline \end{array}$ | T7 3A16 | $\begin{gathered} \hline \text { FLD } \\ 15 \\ \hline \end{gathered}$ | $\begin{array}{\|c} \hline \text { FLD } \\ 14 \\ \hline \end{array}$ | $\begin{array}{\|c\|c\|} \hline \text { FLD } \\ 13 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 12 \\ \hline \end{array}$ | $\begin{array}{\|c} \hline \text { FLD } \\ 11 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 10 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 9 \\ \hline \end{array}$ | $\begin{array}{c\|} \hline \text { FLD } \\ 8 \\ \hline \end{array}$ | T15 |
| 1 B 16 | FLD <br> 7 | $\begin{gathered} \hline \text { FLD } \\ 6 \\ \hline \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 5 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 4 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 3 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 2 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 1 \\ \hline \end{array}$ | $\begin{gathered} \mathrm{FLD} \\ 0 \end{gathered}$ | 3B16 | FLD <br> 7 | $\begin{array}{\|c} \hline \text { FLD } \\ \hline \\ \hline \end{array}$ | $\begin{array}{\|c} \hline \text { FLD } \\ 5 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 2 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 1 \\ \hline \end{array}$ | $\begin{gathered} \mathrm{FLD} \\ 0 \\ \hline \end{gathered}$ |  |
| ${ }_{1} \mathrm{C}_{16}$ |  |  |  |  |  |  |  | FLD <br> 24 | $3 C_{16}$ |  |  |  |  |  |  |  | FLD <br> 24 |  |
| 1D16 | $\begin{array}{\|c\|} \hline \text { FLD } \\ 23 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ \hline 22 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 21 \\ \hline \end{array}$ | $\begin{gathered} \hline \text { FLD } \\ 20 \\ \hline \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 19 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 18 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 17 \\ \hline \end{array}$ | $\begin{gathered} \hline \text { FLD } \\ 16 \\ \hline \end{gathered}$ | 3D16 | $\begin{gathered} \hline \text { FLD } \\ 23 \\ \hline \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 22 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 21 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 20 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 19 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 18 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 17 \\ \hline \end{array}$ | $\begin{array}{\|c} \text { FLD } \\ 16 \\ \hline \end{array}$ |  |
| 1E16 | $\begin{array}{\|c\|} \hline \text { FLD } \\ 15 \\ \hline \end{array}$ | $\begin{gathered} \hline \text { FLD } \\ 14 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { FLD } \\ 13 \\ \hline \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 12 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 11 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 10 \\ \hline \end{array}$ | $\begin{array}{\|c} \hline \text { FLD } \\ 9 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 8 \\ \hline \end{array}$ | T8 3E16 | $\begin{gathered} \hline \text { FLD } \\ 15 \\ \hline \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 14 \\ \hline \end{array}$ | $\begin{array}{\|c} \hline \text { FLD } \\ 13 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 12 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 11 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 10 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 9 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 8 \\ \hline \end{array}$ | T16 |
| 1F16 | FLD <br> 7 | $\begin{array}{c\|} \hline \text { FLD } \\ 6 \\ \hline \end{array}$ | $\begin{gathered} \hline \text { FLD } \\ 5 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { FLD } \\ 4 \\ \hline \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 3 \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 2 \end{array}$ | $\begin{gathered} \text { FLD } \\ 1 \\ \hline \end{gathered}$ | $\begin{array}{c\|} \hline \text { FLD } \\ 0 \\ \hline \end{array}$ | 3F16 | FLD <br> 7 | $\begin{gathered} \hline \text { FLD } \\ 6 \\ \hline \end{gathered}$ | $\begin{array}{\|c} \hline \text { FLD } \\ 5 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 4 \\ \hline \end{array}$ | $\begin{gathered} \hline \text { FLD } \\ 3 \\ \hline \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 2 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FLD } \\ 1 \\ \hline \end{array}$ | $\begin{gathered} \text { FLD } \\ 0 \end{gathered}$ |  |

Fig. 9 Bit allocation for display RAM

## CLOCK GENERATING CIRCUIT

Oscillating circuit is built up by connecting a capacitor between pins OSC and Vss.
When supplying a clock externally, input it to the OSC pin.


Fig. 10 CR generating circuit


Fig. 11 External clock input circuit

## HANDLING OF UNUSED PINS

Handle unused pins as the follow.

Table 2 Handling of unused pins

| Pin | Handling |  |
| :--- | :--- | :--- |
| Segment | Open |  |
| Digit | Open |  |
| Analog input | Connect to Vcc or Vss through a resistor. |  |

## POWER-ON RESET

Reset can be performed automatically during power on (power-on reset) by the built-in power-on reset circuit.


Fig. 12 Power-on reset

## ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Conditions | Ratings | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Vcc | Power source voltage | - All voltage are based on Vss. <br> - Output transistors are cut off. | -0.3 to 6.5 | V |
| VEE | Pull-down power source voltage |  | Vcc-45 to Vcc+0.3 | V |
| VI | Input voltage AN0 - AN3 |  | -0.3 to Vcc+0.3 | V |
| VI | Input voltage $\overline{C S}$, SdATA, ScLK |  | -0.3 to Vcc+0.3 | V |
| Vo | Output voltage FLDo - FLD24 |  | Vcc-45 to Vcc+0.3 | V |
|  |  | - A waveform: $450 \mu \mathrm{~s}$ or more frequency and $30 \mu \mathrm{~s}$ or less pulse width. <br> - Connect only capacitor load (Cl = 200pF). | Vcc-50 to Vcc+0.3 |  |
| Vo | Output voltage SDATA | - All voltage are based on Vss. <br> - Output transistors are cut off. | -0.3 to Vcc+0.3 | V |
| Pd | Power dissipation | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | 600 | mW |
| Topr | Operating temperature |  | -20 to 85 | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature |  | -40 to 125 | ${ }^{\circ} \mathrm{C}$ |

RECOMMENDED OPERATING CONDITIONS (VCC $=4.0$ to $5.5 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| Vcc | Power source voltage | 4.0 | 5.0 | 5.5 | V |
| Vss | Power source voltage |  | 0 |  | V |
| Vee | Pull-down power source voltage | Vcc-38 |  | Vcc | V |
| VIH | "H" input voltage $\overline{C S}$, Sclk, Sdata | 0.75 Vcc |  | Vcc | V |
| VIL | "L" input voltage $\overline{\mathrm{CS}}$, ScLK, SDATA | 0 |  | 0.25 Vcc | V |

RECOMMENDED OPERATING CONDITIONS ( $\mathrm{Vcc}=4.0$ to $5.5 \mathrm{v}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter |  |  | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
| $\Sigma \mathrm{IOH}$ (peak) | " H " total peak output current | FLD0 - FLD24 | (Note 1) |  |  | -240 | mA |
| इ $\mathrm{lOH}(\mathrm{avg}$ ) | "H" total average output current FLD0 - FLD24 |  |  |  |  | -120 | mA |
| IOH (peak) | "H" peak output current | FLD0 - FLD24 (at DIG selecting) | (Note 2) |  |  | -40 | mA |
| IOH (peak) | "H" peak output current | FLD0 - FLD24 (at SEG selecting) | (Note 2) |  |  | -20 | mA |
| IOL(peak) | "L" peak output current | SDATA |  |  |  | 10 | mA |
| $\mathrm{IOH}(\mathrm{avg})$ | "H" peak output current | FLD0 - FLD24 (at DIG selecting) | (Note 3) |  |  | -18 | mA |
| $\mathrm{IOH}(\mathrm{avg})$ | "H" average output current | FLD0 - FLD24 (at SEG selecting) | (Note 3) |  |  | -7 | mA |
| IOL(avg) | "L" average output current | SDATA |  |  |  | 5.0 | mA |
| f (OSC) | Clock input oscillation frequency |  | (Note 4) | 1.4 | 2.0 | 2.6 | MHz |
| f(SCLK) | Serial I/O external clock frequency |  |  |  | 250 |  | kHz |

Notes 1: The total output current is the sum of all the currents flowing through all the applicable ports. The total average current is an average value measured over 100 ms . The total peak current is the peak value of all the currents.
2: The peak output current is the peak current flowing in each port
3: The average output current is an average value measured over 100 ms .
4: When the oscillation frequency has a 50 \% duty cycle.

ELECTRICAL CHARACTERISTICS (Vcc = 4.0 to $5.5 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter |  | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| VOH | "H" output voltage | DIG output |  | $\mathrm{IOH}=-18 \mathrm{~mA}$ | Vcc-2.0 |  |  | V |
|  |  | SEG output | $\mathrm{IOH}=-7 \mathrm{~mA}$ | Vcc-2.0 |  |  | V |
| Vol | "L" output voltage | Sdata | $\mathrm{IOL}=5 \mathrm{~mA}$ |  |  | 2.0 | V |
| VT+ - $\mathrm{V}_{\text {T }}$ | Hysteresis | Sdata, Sclk, CS | $\mathrm{VCC}=5.0 \mathrm{~V}$ |  | 0.5 |  | V |
| IIH | "H" input current | Sdata, Sclk, CS | $\mathrm{VI}=\mathrm{Vcc}$ |  |  | 5.0 | $\mu \mathrm{A}$ |
| IIL | "L" input current | Sdata, Sclk | $\mathrm{VI}=\mathrm{VSS}$ |  |  | -5.0 | $\mu \mathrm{A}$ |
|  |  | CS |  |  | -500 |  | $\mu \mathrm{A}$ |
|  |  | OSC |  |  | -4.0 |  | $\mu \mathrm{A}$ |
| ILOAD | Output load current | FLD0 - FLD24 | $\begin{aligned} & \text { VEE }=\text { VCC-36 V } \\ & \text { VoL }=\text { VCC } \\ & \text { Output transistors "off" } \end{aligned}$ | 250 | 500 | 750 | $\mu \mathrm{A}$ |
| ILEAK | Output leakage current | FLD0 - FLD24 | $\begin{aligned} & \text { VEE }=\text { VCC }-38 \mathrm{~V} \\ & \text { VOL }=\mathrm{VCc}-38 \mathrm{~V} \\ & \text { Output transistors "off" } \end{aligned}$ |  |  | -10 | $\mu \mathrm{A}$ |

ELECTRICAL CHARACTERISTICS (Vcc $=4.0$ to $5.5 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| VRam | RAM hold voltage | When clock is stopped | 2.0 |  | 5.5 | V |
| ICC | Power source current | $\mathrm{Vcc}=5 \mathrm{~V}, \mathrm{f}(\mathrm{XIN})=2.0 \mathrm{MHz}$ <br> Output transistors "off" at A-D converter operating |  | 1.5 | 2.5 | mA |

A-D CONVERTER CHARACTERISTICS (Vcc $=4.0$ to $5.5 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| - | Resolution |  |  |  | 8 | Bits |
| - | Absolute accuracy (excluding quantization error) | $\mathrm{VCC}=5.12 \mathrm{~V}$ |  |  | $\pm 3$ | LSB |
| Tconv | Conversion time |  |  |  | 100 | tc(OSC) |
| VIA | Analog input voltage |  | 0 |  | Vcc | V |
| IIA | Analog port input current |  |  | 0.5 | 5.0 | $\mu \mathrm{A}$ |
| RLAdDER | Ladder resistor |  |  | 35 |  | $\mathrm{k} \Omega$ |

TIMING REQUIREMENTS ( $\mathrm{Vcc}=4.0$ to $5.5 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| tc(OSC) | Reset input "L" pulse width | 384 |  |  | ns |
| twh(OSC) | Clock input "H" pulse width | 120 |  |  | ns |
| twL(OSC) | Clock input "L" pulse width | 120 |  |  | ns |
| tc(SCLK) | Serial clock input cycle time (Note) | 5 |  |  | CLKs |
| twH(SCLK) | Serial clock input "H" pulse width (Note) | 2 |  |  | CLKs |
| twL(SCLK) | Serial clock input "L" pulse width (Note) | 3 |  |  | CLKs |
| tsu(SDATA-Sclk) | Serial input setup time (Note) | 2 |  |  | CLKs |
| th(SCLK-SDATA) | Serial input hold time (Note) | 3 |  |  | CLKs |
| tsu( $\overline{\mathrm{CS}}$ ) | Serial input setup time | $50 \mathrm{tc}(\mathrm{OSC})$ |  |  | ns |
| $\operatorname{th}(\overline{\mathrm{CS}})$ | Serial input hold time | 50 tc (OSC) |  |  | ns |
| tre(SCLK) | Serial clock interval time | $50 \mathrm{tc}(\mathrm{OSC})$ |  |  | ns |

Note: The unit means a number of noise filter sampling clock (tc(OSC)).
SWITCHING CHARACTERISTICS ( $\mathrm{VcC}=4.0$ to $5.5 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| td(ScLK-SOUT) | Serial I/O output delay time (Note 1) |  |  |  | 3 | CLKs |
| tv(SCLK-SOUT) | Serial I/O output valid time |  | 0 |  |  | ns |
| tr(Pch) | High-breakdown-voltage P-channel open-drain output rising time | $\begin{aligned} & \mathrm{CL}=100 \mathrm{pF} \\ & \mathrm{VEE}=\mathrm{Vcc}-36 \mathrm{~V} \end{aligned}$ |  | 1.8 |  | $\mu \mathrm{s}$ |
| Cosc | External capacitor size (Note 2) |  |  | 18 | 80 | pF |

Note 1: The unit means a number of noise filter sampling clock (tc(OSC)).
2: An external capacitor size varies with a mounted condition.


Fig. 13 Standard characteristic example of $f(\mathrm{OSC})$-Cosc


Fig. 14 Output switching characteristics measurement circuit diagram


Fig. 15 Timing diagram

## PACKAGE OUTLINE

## 36P2R-G

Plastic 36pin 450mil SSOP


Mitsubishi Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

## Notes regarding these materials

These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer's application; they do not convey any license under any intellectual property
rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party.
Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Mitsubishi Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for the latest product information before purchasing a product listed herei
Please also pay attention to information published by Mitsubishi Electric Corporation errors. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability, or other loss ris When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total syste
on the applicability of the information and products. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
on the applicability of the information and products. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein
Misubishi Electric Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor aerospace, nuclear, or undersea repeater use.
If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited

| Rev. <br> No. | Revision Description | Rev. <br> date |  |
| :---: | :--- | :---: | :---: |
| 1.0 | First Edition | 990726 |  |
| 1.1 | Font error is revised. | 000414 |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |

