



# ATP A4B32QB4BNTDSE

## 32GB DDR4-2666 REGISTERED ECC DIMM

**DESCRIPTION**

The ATP A4B32QB4BNTDSE is a high performance 32GB DDR4-2666 Registered ECC SDRAM memory module. It is organized as 4096M x 72 in a 288-pin Dual-In-Line Memory Module (DIMM) package. The module utilizes thirty-six 2048Mx4 DDR4 SDRAMs in FBGA package. The module consists of a 512-byte serial EEPROM, which contains the module configuration information.

**KEY FEATURES**

- High Density: 32GB (4096M x 72)
- DIMM Rank: 2 Rank
- Cycle Time: 0.75ns (1333MHz)
- CAS Latency: 19(DDR4-2666),17(DDR4-2400),15(DDR4-2133)
- Power supply:  $V_{DD}=1.2V \pm 0.06V$   
 $V_{PP}=2.5V \pm 0.125V$   
 $V_{DDSPD}=2.2V \sim 3.6V$
- Support ECC error detection and correction
- Nominal and dynamic on-die termination(ODT) for data, strobe, and mask signals
- Low-power auto self refresh (LPASR)
- Data bus inversion(DBI) for data bus
- 16 internal banks(x4); 4 groups of 4 banks each
- Internal self calibration through ZQ
- Temperature controlled refresh (TCR)
- Asynchronous Reset
- 7.8  $\mu s$  refresh interval at lower than  $T_{CASE}85^{\circ}C$ , 3.9 $\mu s$  refresh interval at  $85^{\circ}C < T_{CASE} < 95^{\circ}C$
- Support address and command signals parity function
- Selectable BC4 or BL8 on-the fly(OTF)
- Dynamic On Die Termination
- Fly-by topology
- PCB Height: 1.23 inches(31.25mm)
- Minimum Thickness of Golden Finger: 30 Micro-inch
- RoHS compliant

Part No.	Max Freq	Interface
A4B32QB4BNTDSE	1333MHz (0.75ns@CL=19) x2	POD12

*Your Ultimate Memory Solution!*

## ATP A4B32QB4BNTDSE

### PIN DESCRIPTION

Pin Name	Description
A0~A17	Address Inputs
A10/AP	Address Input/Auto precharge
A12/BC_n	Address Input/Burst chop
BA0,BA1	SDRAM Bank Address
BG0,BG1	Bank group address inputs
RAS_n	Row address strobe input
CAS_n	Column address strobe input
WE_n	Write enable input
CS0_n	Chip Selects
CK0_t	Clock Inputs, positive line
CK0_c	Clock Inputs, negative line
C0~C2	Chip ID
CKE0	Clock Enables
ODT0	On-die termination control lines input
ACT_n	Command input: ACT_n indicates an ACTIVATE command.
DQ0~DQ63	Data Input /Output
CB0~CB7	Data check bits Input/Output
DQS0_t~DQS8_t	Data strobes
DQS0_c~DQS8_c	Data strobes, negative line
SCL	Serial clock for temperature sensor/SPD EEPROM
SDA	SPD Data Input /Output
SA0~SA2	Serial address inputs
PARITY	Parity for command and address
VDD	Power supply
VPP	DRAM activating power supply
VREFCA	Reference voltage for control, command, and address pins.
VSS	Ground
VDDSPD	SPD Power
ALERT_n	Alert output
RESET_n	Active LOW asynchronous reset
EVENT_n	Temperature sensor Event Output
VTT	SDRAM I/O termination supply
VDDQ	DRAM DQ power supply
ZQ	Reference ball for ZQ calibration
NC	No Connect
NF	No function
RFU	Reserved for future use

*Your Ultimate Memory Solution!*

2590 North First Street, San Jose, CA 95131, USA. <http://www.atpinc.com>  
Tel. (408) 732-5000 Fax (408) 732-5055



## ATP A4B32QB4BNTDSE

### PIN ASSIGNMENT

No.	Designation	No.	Designation	No.	Designation	No.	Designation
1	NC	145	NC	74	CK0_t	218	CK1_t
2	VSS	146	VREFCA	75	CK0_c	219	CK1_c
3	DQ4	147	VSS	76	VDD	220	VDD
4	VSS	148	DQ5	77	VTT	221	VTT
5	DQ0	149	VSS	KEY			
6	VSS	150	DQ1	78	EVENT_n	222	PARITY
7	TDQS9_t, DQS9_t	151	VSS	79	A0	223	VDD
8	TDQS9_c, DQS9_c	152	DQS0_c	80	VDD	224	BA1
9	VSS	153	DQS0_t	81	BA0	225	A10/AP
10	DQ6	154	VSS	82	RAS_n/A16	226	VDD
11	VSS	155	DQ7	83	VDD	227	RFU
12	DQ2	156	VSS	84	S0_n	228	WE_n/A14
13	VSS	157	DQ3	85	VDD	229	VDD
14	DQ12	158	VSS	86	CAS_n/A15	230	NC
15	VSS	159	DQ13	87	ODT0	231	VDD
16	DQ8	160	VSS	88	VDD	232	A13
17	VSS	161	DQ9	89	S1_n	233	VDD
18	TDQS10_t, DQS10_t	162	VSS	90	VDD	234	A17
19	TDQS10_c, DQS10_c	163	DQS1_c	91	ODT1	235	NC,C2
20	VSS	164	DQS1_t	92	VDD	236	VDD
21	DQ14	165	VSS	93	C0,CS2_n,NC	237	NC,CS3_c,C1
22	VSS	166	DQ15	94	VSS	238	SA2
23	DQ10	167	VSS	95	DQ36	239	VSS
24	VSS	168	DQ11	96	VSS	240	DQ37
25	DQ20	169	VSS	97	DQ32	241	VSS
26	VSS	170	DQ21	98	VSS	242	DQ33
27	DQ16	171	VSS	99	TDQS13_t, DQS13_t	243	VSS
28	VSS	172	DQ17	100	TDQS13_c, DQS13_c	244	DQS4_c
29	TDQS11_t, DQS11_t	173	VSS	101	VSS	245	DQS4_t
30	TDQS11_c, DQS11_c	174	DQS2_c	102	DQ38	246	VSS
31	VSS	175	DQS2_t	103	VSS	247	DQ39
32	DQ22	176	VSS	104	DQ34	248	VSS
33	VSS	177	DQ23	105	VSS	249	DQ35
34	DQ18	178	VSS	106	DQ44	250	VSS
35	VSS	179	DQ19	107	VSS	251	DQ45
36	DQ28	180	VSS	108	DQ40	252	VSS
37	VSS	181	DQ29	109	VSS	253	DQ41
38	DQ24	182	VSS	110	TDQS14_t, DQS14_t	254	VSS
39	VSS	183	DQ25	111	TDQS14_c, DQS14_c	255	DQS5_c
40	TDQS12_t, DQS12_t	184	VSS	112	VSS	256	DQS5_t
41	TDQS12_c, DQS12_c	185	DQS3_c	113	DQ46	257	VSS

*Your Ultimate Memory Solution!*

2590 North First Street, San Jose, CA 95131, USA. <http://www.atpinc.com>  
Tel. (408) 732-5000 Fax (408) 732-5055



## ATP A4B32QB4BNTDSE

No.	Designation	No.	Designation	No.	Designation	No.	Designation
42	VSS	186	DQS3_t	114	VSS	258	DQ47
43	DQ30	187	VSS	115	DQ42	259	VSS
44	VSS	188	DQ31	116	VSS	260	DQ43
45	DQ26	189	VSS	117	DQ52	261	VSS
46	VSS	190	DQ27	118	VSS	262	DQ53
47	CB4	191	VSS	119	DQ48	263	VSS
48	VSS	192	VB5	120	VSS	264	DQ49
49	CB0	193	VSS	121	TDQS15_t, DQS15_t	265	VSS
50	VSS	194	CB1	122	TDQS15_c, DQS15_c	266	DQS6_c
51	TDQS17_t, DQS17_t	195	VSS	123	VSS	267	DQS6_t
52	TDQS17_c, DQS17_c	196	DQS8_c	124	DQ54	268	VSS
53	VSS	197	DQS8_t	125	VSS	269	DQ55
54	CB6	198	VSS	126	DQ50	270	VSS
55	VSS	199	VB7	127	VSS	271	DQ51
56	CB2	200	VSS	128	DQ60	272	VSS
57	VSS	201	CB3	129	VSS	273	DQ61
58	RESET_n	202	VSS	130	DQ56	274	VSS
59	VDD	203	CKE1	131	VSS	275	DQ57
60	CKE0	204	VDD	132	TDQS16_t, DQS16_t	276	VSS
61	VDD	205	RFU	133	TDQS16_c, DQS16_c	277	DQS7_c
62	ACT_n	206	VDD	134	VSS	278	DQS7_t
63	BG0	207	BG1	135	DQ62	279	VSS
64	VDD	208	ALERT_n	136	VSS	280	DQ63
65	A12/BC_n	209	VDD	137	DQ58	281	VSS
66	A9	210	A11	138	VSS	282	DQ59
67	VDD	211	A7	139	SA0	283	VSS
68	A8	212	VDD	140	SA1	284	VDDSPD
69	A6	213	A5	141	SCL	285	SDA
70	VDD	214	A4	142	VPP	286	VPP
71	A3	215	VDD	143	VPP	287	VPP
72	A1	216	A2	144	RFU	288	VPP
73	VDD	217	VDD				

Note:  
1. VPP is 2.5V DC


*Your Ultimate Memory Solution!*

2590 North First Street, San Jose, CA 95131, USA. <http://www.atpinc.com>  
Tel. (408) 732-5000 Fax (408) 732-5055



# ATP A4B32QB4BNTDSE

## FUNCTIONAL BLOCK DIAGRAM (PART 1 OF 3)



**Note 1** CK0\_t, CK0\_c terminated with 120± 5% resistor.

**Note 2** CK1\_t, CK1\_c terminated with 120± 5% resistor but not used.

**Note 3** Unless otherwise noted resistors are 22± 5%.


*Your Ultimate Memory Solution!*

2590 North First Street, San Jose, CA 95131, USA. <http://www.atpinc.com>  
Tel. (408) 732-5000 Fax (408) 732-5055



# ATP A4B32QB4BNTDSE

## FUNCTIONAL BLOCK DIAGRAM (PART 2 OF 3)




*Your Ultimate Memory Solution!*

2590 North First Street, San Jose, CA 95131, USA. <http://www.atpinc.com>  
Tel. (408) 732-5000 Fax (408) 732-5055



# ATP A4B32QB4BNTDSE

## FUNCTIONAL BLOCK DIAGRAM (PART 3 OF 3)



**Note 1** Unless otherwise noted, resistor values are  $15 \pm 5\%$ .

**Note 2** See the Net Structure diagrams for all resistors associated with the command, address and control bus.

**Note 3** ZQ resistors are  $240 \pm 1\%$ . For all other resistor values refer to the appropriate wiring diagram.

**Note 4** DRAM TEN pin need to be tied to Vss.

**Note 5** VDDSPD also connects to the register (RCD).

**Note 6** VREFCA from the edge connector only connects with the register (RCD). The RCD sources a separate VREFCA to all the SDRAMs.

*Your Ultimate Memory Solution!*

2590 North First Street, San Jose, CA 95131, USA. <http://www.atpinc.com>  
Tel. (408) 732-5000 Fax (408) 732-5055



# ATP A4B32QB4BNTDSE

## ABSOLUTE MAXIMUM DC RATINGS

Item	Symbol	Rating	Units	Notes
Voltage on $V_{DD}$ pin relative to $V_{SS}$	$V_{DD}$	-0.4V ~ 1.5V	V	1,3
Voltage on $V_{DDQ}$ pin relative to $V_{SS}$	$V_{DDQ}$	-0.4V ~ 1.5V	V	1,3
Voltage on $V_{PP}$ pin relative to $V_{SS}$	$V_{PP}$	-0.4V ~ 3.0V	V	4
Voltage on any pin relative to $V_{SS}$	$V_{IN}, V_{OUT}$	-0.4V ~ 1.975V	V	1
Storage Temperature	$T_{STG}$	-55 to +100	°C	1,2
Operating Temperature	$T_{CASE}$	0 to +95	°C	1,2

Note:

- Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- Storage Temperature is the case surface temperature on the center/top side of the DRAM. For the measurement conditions, please refer to JESD51-2 standard.
- VDD and VDDQ must be within 300 mV of each other at all times; and VREFCA must be not greater than  $0.6 \times V_{DDQ}$ . When VDD and VDDQ are less than 500 mV; VREFCA may be equal to or less than 300 mV.
- VPP must be equal or greater than VDD/VDDQ at all times.

## AC & DC OPERATING CONDITIONS

Recommended operating conditions

Item	Symbol	Min.	Typical	Max.	Units
Supply Voltage <sup>1,2,3</sup>	$V_{DD}$	1.14	1.2	1.26	V
Supply Voltage for Output <sup>1,2,3</sup>	$V_{DDQ}$	1.14	1.2	1.26	V
DRAM Activating Power Supply <sup>3</sup>	$V_{PP}$	2.375	2.5	2.75	V
Input reference voltage command/ address bus	VREFCA(DC)	TBD	TBD	TBD	V
Termination reference voltage (DC) – command/address bus <sup>4</sup>	$V_{TT}$	$0.49 * V_{DD-}$ 20mA	$0.50 * V_{DD}$	$0.51 * V_{DD+}$ 20mA	V
Input High Voltage (DC)	$V_{IH}(DC)$	TBD	-	TBD	V
Input Low Voltage (DC)	$V_{IL}(DC)$	TBD	-	TBD	V
Input High Voltage (AC)	$V_{IH}(AC)$	TBD	-	-	V
Input Low Voltage (AC)	$V_{IL}(AC)$	-	-	TBD	V

Note:

- Under all conditions VDDQ must be less than or equal to VDD.
- VDDQ tracks with VDD. AC parameters are measured with VDD and VDDQ tied together.
- DC bandwidth is limited to 20MHz.
- VTT termination voltages in excess of specification limit will adversely affect command and address signals' voltage margins, and reduce timing margins.

## RELIABILITY

MTBF @25 °C (Hours) <sup>1</sup>	FIT @ 25 °C <sup>2</sup>	MTBF @40 °C (Hours) <sup>1</sup>	FIT @ 40 °C <sup>2</sup>
1,783,000	391	987,100	758

Note:

- The Mean Time between Failures (MTBF) is calculated using a prediction methodology, Bellcore Prediction, which based on reliability data of the individual components in the module. It assumes nominal voltage, with all other parameters within specified range.
- Failures per Billion Device-Hours

*Your Ultimate Memory Solution!*

2590 North First Street, San Jose, CA 95131, USA. <http://www.atpinc.com>  
Tel. (408) 732-5000 Fax (408) 732-5055





# ATP A4B32QB4BNTDSE

## IDD SPECIFICATION PARAMETER & POWER CONSUMPTION (PART1 OF 2)

(Values are for the DDR4 SDRAM only and are computed from values specified in the vendor's component data sheet)

Symbol	Proposed Conditions	Value	Units
IDD0	<b>Operating One Bank Active-Precharge Current (AL=0)</b> CKE: High; External clock: On; tCK, nRC, nRAS, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: High between ACT and PRE; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: Cycling with one bank active at a time: 0,0,1,1,2,2,... ; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern	1,510	mA
IPP0	<b>Operating One Bank Active-Precharge IPP Current</b> Same condition with IDD0	126	mA
IDD1	<b>Operating One Bank Active-Read-Precharge Current (AL=0)</b> CKE: High; External clock: On; tCK, nRC, nRAS, nRCD, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: High between ACT, RD and PRE; Command, Address, Bank Group Address, Bank Address Inputs, Data IO: partially toggling; DM_n: stable at 1; Bank Activity: Cycling with one bank active at a time: 0,0,1,1,2,2,... ; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern	1,903	mA
IDD2N	<b>Precharge Standby Current (AL=0)</b> CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: stable at 1; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling ; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern	1,300	mA
IDD2NT	<b>Precharge Standby ODT Current</b> CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: stable at 1; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling ; Data IO: VSSQ; DM_n: stable at 1; Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: toggling according ; Pattern Details: Refer to Component Datasheet for detail pattern	1,400	mA
IDD2P	<b>Precharge Power-Down Current</b> CKE: Low; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: stable at 1; Command, Address, Bank Group Address, Bank Address Inputs: stable at 0; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0	730	mA
IDD2Q	<b>Precharge Quiet Standby Current</b> CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: stable at 1; Command, Address, Bank Group Address, Bank Address Inputs: stable at 0; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0	1,230	mA
IDD3N	<b>Active Standby Current</b> CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: stable at 1; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling ; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: all banks open; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern	1,760	mA
IPP3N	<b>Active Standby IPP Current</b> Same condition with IDD3N	108	mA
IDD3P	<b>Active Power-Down Current</b> CKE: Low; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: stable at 1; Command, Address, Bank Group Address, Bank Address Inputs: stable at 0; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: all banks open; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0	880	mA
IDD4R	<b>Operating Burst Read Current</b> CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 82; AL: 0; CS_n: High between RD; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling ; Data IO: seamless read data burst with different data between one burst and the next one according ; DM_n: stable at 1; Bank Activity: all banks open, RD commands cycling through banks: 0,0,1,1,2,2,... ; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern	2,830	mA

*Your Ultimate Memory Solution!*

2590 North First Street, San Jose, CA 95131, USA. <http://www.atpinc.com>  
Tel. (408) 732-5000 Fax (408) 732-5055



# ATP A4B32QB4BNTDSE

## IDD SPECIFICATION PARAMETER & POWER CONSUMPTION (PART2 OF 2)

(Values are for the DDR4 SDRAM only and are computed from values specified in the vendor's component data sheet)

Symbol	Proposed Conditions	Value	Units
IDD4W	<b>Operating Burst Write Current</b> CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: High between WR; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless write data burst with different data between one burst and the next one; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,...; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern	2,710	mA
IDD5B	<b>Burst Refresh Current (1X REF)</b> CKE: High; External clock: On; tCK, CL, nRFC: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: High between REF; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: REF command every nRFC; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern	4,730	mA
IPP5B	<b>Burst Refresh Write IPP Current (1X REF)</b> Same condition with IDD5B	378	mA
IDD6N	<b>Self Refresh Current: Normal Temperature Range</b> TCASE: 0 - 85°C; Low Power Array Self Refresh (LP ASR) : Normal4; CKE: Low; External clock: Off; CK_t and CK_c#: LOW; CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n#, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n: stable at 1; Bank Activity: Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: MID-LEVEL	890	mA
IDD6E	<b>Self-Refresh Current: Extended Temperature Range)</b> TCASE: 0 - 95°C; Low Power Array Self Refresh (LP ASR) : Extended4; CKE: Low; External clock: Off; CK_t and CK_c: LOW; CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n: stable at 1; Bank Activity: Extended Temperature Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: MID-LEVEL	1,250	mA
IDD6R	<b>Self-Refresh Current: Reduced Temperature Range</b> TCASE: 0 - TBD (~35-45)°C; Low Power Array Self Refresh (LP ASR) : Reduced4; CKE: Low; External clock: Off; CK_t and CK_c#: LOW; CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n#, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n: stable at 1; Bank Activity: Extended Temperature Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: MID-LEVEL	640	mA
IDD6A	<b>Auto Self-Refresh Current</b> TCASE: 0 - 95°C; Low Power Array Self Refresh (LP ASR) : Auto4; Partial Array Self-Refresh (PASR): Full Array; CKE: Low; External clock: Off; CK_t and CK_c#: LOW; CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n#, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n: stable at 1; Bank Activity: Auto Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: MID-LEVEL	840	mA
IDD7	<b>Operating Bank Interleave Read Current</b> CKE: High; External clock: On; tCK, nRC, nRAS, nRCD, nRRD, nFAW, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: CL-1; CS_n: High between ACT and RDA; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: read data bursts with different data between one burst and the next one; DM_n: stable at 1; Bank Activity: two times interleaved cycling through banks (0, 1, ...7) with different addressing; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern	4,790	mA
IPP7	<b>Operating Bank Interleave Read IPP Current</b> Same condition with IDD7	216	mA
IDD8	<b>Maximum Power Down Current</b>	405	mA
PDIMM	<b>Power Consumption per DIMM</b> System is operating at 1067MHz clock with VDD = 1.2V. This parameter is calculated at a common loading.	5,748	mW

*Your Ultimate Memory Solution!*

2590 North First Street, San Jose, CA 95131, USA. <http://www.atpinc.com>  
Tel. (408) 732-5000 Fax (408) 732-5055



# ATP A4B32QB4BNTDSE

## TIMING PARAMETER

Parameter	Symbol	DDR4-2666		Units
		Min	Max	
Clock cycle time at CL=17, CWL=12	t <sub>CK</sub>	0.75	<0.833	ns
Internal read command to first data	t <sub>AA</sub>	14.25	18	ns
ACT to internal read or write delay time	t <sub>RCD</sub>	14.25		ns
PRE command period	t <sub>RP</sub>	14.25		ns
ACT to ACT or REF command period	t <sub>RC</sub>	46.25		ns
ACTIVE to PRECHARGE command period	t <sub>RAS</sub>	32	9*t <sub>REFI</sub>	ns
Average clock high pulse width	t <sub>CH(avg)</sub>	0.48	0.52	t <sub>CK</sub>
Average clock low pulse width	t <sub>CL(avg)</sub>	0.48	0.52	t <sub>CK</sub>
DQS, $\overline{DQS}$ to DQ skew, per group, per access	t <sub>DQSQ</sub>	-	0.18	ps
DQ output hold time from DQS, $\overline{DQS}$	t <sub>QH</sub>	0.74	-	t <sub>CK</sub>
DQ low-impedance time from CK, $\overline{CK}$	t <sub>LZ(DQ)</sub>	-310	170	ps
DQ high-impedance time from CK, $\overline{CK}$	t <sub>HZ(DQ)</sub>	-	170	ps
DQS, $\overline{DQS}$ READ Preamble	t <sub>RPRE</sub>	0.9	TBD	t <sub>CK</sub>
DQS, $\overline{DQS}$ differential READ Postamble	t <sub>RPST</sub>	0.33	TBD	t <sub>CK</sub>
DQS, $\overline{DQS}$ output high time	t <sub>QSH</sub>	0.4	-	t <sub>CK</sub>
DQS, $\overline{DQS}$ output low time	t <sub>QSL</sub>	0.4	-	t <sub>CK</sub>
DQS, $\overline{DQS}$ WRITE Preamble	t <sub>WPRE</sub>	0.9	-	t <sub>CK</sub>
DQS, $\overline{DQS}$ WRITE Postamble	t <sub>WPST</sub>	0.33	TBD	t <sub>CK</sub>
DQS, $\overline{DQS}$ low-impedance time (Referenced from RL-1)	t <sub>LZ(DQS)</sub>	-310	170	ps
DQS, $\overline{DQS}$ high-impedance time (Referenced from RL+BL/2)	t <sub>HZ(DQS)</sub>	-	170	ps
DQS, $\overline{DQS}$ differential input low pulse width	t <sub>DQSL</sub>	0.46	0.54	t <sub>CK</sub>
DQS, $\overline{DQS}$ differential input high pulse width	t <sub>DQSH</sub>	0.46	0.54	t <sub>CK</sub>
DQS, $\overline{DQS}$ rising edge to CK, $\overline{CK}$ rising edge	t <sub>DQSS</sub>	-0.27	0.27	t <sub>CK</sub>
DQS, $\overline{DQS}$ falling edge setup time to CK, $\overline{CK}$ rising edge	t <sub>DSS</sub>	0.18	-	t <sub>CK</sub>
DQS, $\overline{DQS}$ falling edge hold time to CK, $\overline{CK}$ rising edge	t <sub>DSH</sub>	0.18	-	t <sub>CK</sub>
DLL locking time	t <sub>DLLK</sub>	854	-	nCK <sup>1</sup>
Internal READ Command to PRECHARGE Command delay	t <sub>RTP</sub>	max(4nCK, 7.5ns)	-	
Delay from start of internal write trans-action to internal read command for different bank group	t <sub>WTR_S</sub>	max(2nCK, 2.5ns)	-	
Delay from start of internal write trans-action to internal read command for same bank group	t <sub>WTR_L</sub>	max(4nCK, 7.5ns)	-	
WRITE recovery time	t <sub>WR</sub>	15	-	ns
Mode Register Set command cycle time	t <sub>MRD</sub>	8	-	nCK <sup>1</sup>
Mode Register Set command update delay	t <sub>MOD</sub>	max(24nCK, 15ns)	-	
$\overline{CAS}$ to $\overline{CAS}$ command delay for same bank group	t <sub>CCD_L</sub>	max(5 nCK, 5 ns)	-	nCK <sup>1</sup>
$\overline{CAS}$ to $\overline{CAS}$ command delay for different bank group	t <sub>CCD_S</sub>	4	-	
Auto precharge write recovery + precharge time	t <sub>DAL</sub>	t <sub>WR</sub> + roundup (t <sub>RP</sub> / t <sub>CK</sub> )	-	nCK <sup>1</sup>
Multi-Purpose Register Recovery Time	t <sub>MPRR</sub>	1	-	nCK <sup>1</sup>
ACTIVE to ACTIVE command delay to same bank group for 1KB page size	t <sub>RRD</sub>	max(4nCK, 4.9ns)	-	
Four activate window for 1KB page size	t <sub>FAW</sub>	max(20nCK, 21ns)	-	
Command and Address setup time to CK, $\overline{CK}$ referenced to Vih(ac) / Vil(ac) levels	t <sub>IS(base)</sub>	TBD	-	ps
Command and Address hold time from CK, $\overline{CK}$ referenced to Vih(ac) / Vil(ac) levels	t <sub>IH(base)</sub>	TBD	-	ps
Power-up and RESET calibration time	t <sub>ZQinit</sub>	1024	-	nCK <sup>1</sup>
Normal operation Full calibration time	t <sub>ZQoper</sub>	512	-	nCK <sup>1</sup>
Normal operation short calibration time	t <sub>ZQCS</sub>	128	-	nCK <sup>1</sup>
Exit Reset from CKE HIGH to a valid command	t <sub>XPR</sub>	max(5nCK, t <sub>RFC</sub> (min)+10ns)	-	nCK <sup>1</sup>
Exit Power Down with DLL on to any valid command; Exit Precharge Power Down with DLL frozen to commands not requiring a locked DLL	t <sub>XP</sub>	max(4nCK, 6ns)	-	nCK <sup>1</sup>
Asynchronous RTT turn-on delay (Power-Down with DLL frozen)	t <sub>AONAS</sub>	1	9	ns
Asynchronous RTT turn-off delay (Power-Down with DLL frozen)	t <sub>AOFAS</sub>	1	9	ns
RTT dynamic change skew	t <sub>ADC</sub>	0.3	0.7	t <sub>CK</sub>
8Gb REFRESH to REFRESH OR REFRESH to ACTIVE command interval	t <sub>RFC</sub>	350	-	ns
Average periodic refresh interval (0°C ≤ TCASE ≤ 85 °C)	t <sub>REFI</sub>	7.8	7.8	us
Average periodic refresh interval (85°C ≤ TCASE ≤ 95 °C)	t <sub>REFI</sub>	3.9	3.9	us
Exit Self Refresh to commands not requiring a locked DLL	t <sub>XS</sub>	t <sub>RFC</sub> (min)+10ns	-	
Exit Self Refresh to commands requiring a locked DLL	t <sub>XSDLL</sub>	t <sub>DLLK</sub> (min)	-	nCK <sup>1</sup>
Power Down Entry to Exit Timing	t <sub>PD</sub>	t <sub>CKE</sub> (min)	9*t <sub>REFI</sub>	t <sub>CK</sub>
Write leveling output delay	t <sub>WLO</sub>	0	9.5	ns
Write leveling output error	t <sub>WLOE</sub>	0	2	ns

Note:

- Unit 'nCK' represents one clock cycle of the input clock, counting the actual clock edges.

*Your Ultimate Memory Solution!*


2590 North First Street, San Jose, CA 95131, USA. <http://www.atpinc.com>  
Tel. (408) 732-5000 Fax (408) 732-5055



# ATP A4B32QB4BNTDSE

## PHYSICAL DIMENSIONS (UNITS IN INCHES)

(Drawing not to scale)



Note: Tolerance on all dimensions  $\pm 0.15\text{mm}$  unless otherwise noted

### Disclaimer:

No part of this document may be copied or reproduced in any form or by any means, or transferred to any third party, without the prior written consent of an authorized representative of ATP Electronics ("ATP"). The information in this document is subject to change without notice. ATP assumes no responsibility for any errors or omissions that may appear in this document, and disclaims responsibility for any consequences resulting from the use of the information set forth herein. ATP makes no commitments to update or to keep current information contained in this document. The information set forth in this document is considered to be "Proprietary" and "Confidential" property owned by ATP.

*Your Ultimate Memory Solution!*

2590 North First Street, San Jose, CA 95131, USA. <http://www.atpinc.com>  
Tel. (408) 732-5000 Fax (408) 732-5055

