

Revision History List

512K x 16 bit -AS6C8016-55TIN - 48-pin TSOP I PACKAGE

Revision	Details	Date
Rev. 1.0	Initial Issue	November12.2015

Confidential -1/11- Rev.1.0 Nov 2015



FEATURES

Fast access time : 55nsLow power consumption:

Operating current : 30/20mA (TYP.) Standby current : 1.5μA (TYP.) SL-version

■ Single 2.7V ~ 3.6V power supply

■ All inputs and outputs TTL compatible

■ Fully static operation

■ Tri-state output

■ Data byte control : LB# (DQ0 ~ DQ7)

UB# (DQ8 ~ DQ15)

■ Data retention voltage : 1.2V(MIN.)

■ Package: 48-pin 12mm x 20mm TSOP-I

■ Green & ROHS Compliant


GENERAL DESCRIPTION

The AS6C8016-55TIN is a 8,388,608-bit low power CMOS static random access memory organized as 524,288 words by 16 bits. It is fabricated using very high performance, high reliability CMOS technology. Its standby current is stable within the range of operating temperature.

The AS6C8016-55TIN is well designed for low power application, and particularly well suited for battery back-up nonvolatile memory application.

The AS6C8016-55TIN operates from a single power supply of 2.7V ~ 3.6V and all inputs and outputs are fully TTL compatible

FUNCTIONAL BLOCK DIAGRAM



PIN DESCRIPTION


SYMBOL	DESCRIPTION
A0 - A18	Address Inputs
DQ0 – DQ15	Data Inputs/Outputs
CE#, CE2	Chip Enable Input
WE#	Write Enable Input
OE#	Output Enable Input
LB#	Lower Byte Control
UB#	Upper Byte Control
Vcc	Power Supply
Vss	Ground

PRODUCT FAMILY

Product	Operating	Vcc Range	Spood	Power Di	Dissipation		
Family	Temperature	vcc Range	Speed	Standby(IsB1,TYP.)	Operating(Icc,TYP.)		
AS6C8016-55TIN	-40°C ~ 85°C	2.7 ~ 3.6V	55ns	1.5µA(SL)	30/20mA		



PIN CONFIGURATION



TSOP-I

ABSOLUTE MAXIMUM RATINGS*

PARAMETER	SYMBOL	RATING	UNIT
Voltage on Vcc relative to Vss	VT1	-0.5 to 4.6	V
Voltage on any other pin relative to Vss	VT2	-0.5 to Vcc+0.5	V
On a ratio a Tampa a rationa	т.	0 to 70(C grade)	°C
Operating Temperature	TA	-40 to 85(I grade)	C
Storage Temperature	Тѕтс	-65 to 150	$^{\circ}\mathbb{C}$
Power Dissipation	PD	1	W
DC Output Current	Іоит	50	mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to the absolute maximum rating conditions for extended period may affect device reliability.

Confidential -3/11- Rev.1.0 Nov.2015



TRUTH TABLE

MODE	CE#	CE2	OE#	WE#	NE# LB# UB# I/O OPERATION SU		SUPPLY CURRENT		
WIODE	CE#	CEZ	OE#	VVE#	LD#	06#	DQ0-DQ7	DQ8-DQ15	SUPPLI CURRENT
	Н	Х	Х	Х	Х	Х	High – Z	High – Z	
Standby	Х	L	Х	Х	Χ	Х	High – Z	High – Z	ISB,ISB1
	Х	Χ	Х	Х	Η	Н	High – Z	High – Z	
Output Disable	L	Н	Н	Н	L	X	High – Z	High – Z	lcc,lcc1
Output Disable	L	Н	Н	Н	Χ	L	High – Z	High – Z	100,1001
	L	Н	L	Н	L	Η	D_OUT	High – Z	
Read	L	Н	L	Н	Н	L	High – Z	D _{OUT}	Icc,Icc1
	L	Н	L	Н	L	L	D_OUT	D _{OUT}	
	L	Н	Х	L	L	Η	D_IN	High – Z	
Write	L	Н	Х	L	Н	L	High – Z	D_IN	Icc,Icc1
	L	Н	Χ	L	L	L	D_IN	D _{IN}	

Note: H = V_{IH}, L = V_{IL}, X = Don't care.

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	ON		MIN.	TYP. *4	MAX.	UNIT
Supply Voltage	Vcc				2.7	3.0	3.6	V
Input High Voltage	V _{IH} *1				2.2	ı	V _{CC} +0.3	V
Input Low Voltage	VIL ^{*2}				- 0.2	-	0.6	V
Input Leakage Current	ILI	Vcc Vin Vss			- 1	-	1	μΑ
Output Leakage Current	ILO	Vcc Vouт Vss, Output Disabled	Vcc Vout Vss,			1	1	μΑ
Output High Voltage	Vон	Iон = -1mA			2.2	2.7	-	V
Output Low Voltage	Vol	I _{OL} = 2mA			ı	ı	0.4	V
•	lcc	Cycle time = Min. CE# = V _{IL} and CE2 = \	/ін	- 55	-	30	40	mA
Average Operating		I _{I/O} = 0mA Other pins at V _I L or V _I H	l	- 70	-	20	30	mA
Power supply Current	Icc1	Cycle time = 1μ s CE# \leq 0.2V and CE2 \geq Vcc-0.2V I _{I/O} = 0mA Other pins at 0.2V or Vcc-0.2V			-	4	8	mA
	I _{SB}	CE# = VIH or CE2 = VIL Other pins at VIL or VIH	CE# = V _{IH} or CE2 = V _{IL}			0.15	1	mA
Standby Power Supply Current	I _{SB1}	CE# Vcc-0.2V or CE2≦0.2V Other pins at 0.2V or Vcc-0.2V	*SLI*5	25℃ 40℃		1.5 1.5	5 5 20	μΑ μΑ μΑ

Notes:

- 1. $V_{IH}(max)$ = V_{CC} + 3.0V for pulse width less than 10ns. 2. $V_{IL}(min)$ = V_{SS} 3.0V for pulse width less than 10ns.
- 3. Over/Undershoot specifications are characterized, not 100% tested.
- 4. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at Vcc = Vcc(TYP.) and TA = 25° C
- 5. This parameter is measured at Vcc = 3.0V



CAPACITANCE (TA = 25 , f = 1.0MHz)

PARAMETER	SYMBOL	MIN.	MAX	UNIT
Input Capacitance	Cin	-	6	pF
Input/Output Capacitance	CI/O	-	8	pF

Note: These parameters are guaranteed by device characterization, but not production tested.

AC TEST CONDITIONS

Input Pulse Levels	0.2V to Vcc - 0.2V
Input Rise and Fall Times	3ns
Input and Output Timing Reference Levels	1.5V
Output Load	$C_L = 30pF + 1TTL$, $I_{OH}/I_{OL} = -1mA/2mA$

AC ELECTRICAL CHARACTERISTICS

(1) READ CYCLE

PARAMETER	SYM.	AS6C801	6-55TIN	UNIT	
		MIN.	MAX.		
Read Cycle Time	trc	55	ı	ns	
Address Access Time	taa	-	55	ns	
Chip Enable Access Time	t ACE	-	55	ns	
Output Enable Access Time	toe	-	30	ns	
Chip Enable to Output in Low-Z	tcLz*	10	-	ns	
Output Enable to Output in Low-Z	tolz*	5	-	ns	
Chip Disable to Output in High-Z	tcHz*	-	20	ns	
Output Disable to Output in High-Z	tonz*	-	20	ns	
Output Hold from Address Change	tон	10	-	ns	
LB#, UB# Access Time	tва	-	55	ns	
LB#, UB# to High-Z Output	t _{BHZ} *	-	25	ns	
LB#, UB# to Low-Z Output	t _{BLZ} *	10	-	ns	

(2) WRITE CYCLE


PARAMETER	SYM.	AS6C801	UNIT	
		MIN.	MAX.	
Write Cycle Time	twc	55	-	ns
Address Valid to End of Write	taw	50	-	ns
Chip Enable to End of Write	tcw	50	-	ns
Address Set-up Time	tas	0	-	ns
Write Pulse Width	twp	45	-	ns
Write Recovery Time	twr	0	-	ns
Data to Write Time Overlap	tow	25	-	ns
Data Hold from End of Write Time	tон	0	_	ns
Output Active from End of Write	tow*	5	_	ns
Write to Output in High-Z	twnz*	-	20	ns
LB#, UB# Valid to End of Write	tew	45	-	ns

^{*}These parameters are guaranteed by device characterization, but not production tested.




TIMING WAVEFORMS

READ CYCLE 1 (Address Controlled) (1,2)



READ CYCLE 2 (CE# and CE2 and OE# Controlled) (1,3,4,5)




Notes:


- 1.WE#is high for read cycle.
- 2.Device is continuously selected OE# = low, CE# = low, CE2 = high, LB# or UB# = low.
- 3.Address must be valid prior to or coincident with CE# = low, CE2 = high, LB# or UB# = low transition; otherwise tAA is the limiting parameter.
- 4.tcLz, tbLz, toLz, tcHz, tbHz and toHz are specified with CL = 5pF. Transition is measured ±500mV from steady state.
- 5.At any given temperature and voltage condition, t_{CHZ} is less than t_{CLZ} , t_{BHZ} is less than t_{BLZ} , t_{OHZ} is less than t_{OLZ} .



WRITE CYCLE 1 (WE# Controlled) (1,2,3,5,6)




WRITE CYCLE 2 (CE# and CE2 Controlled) (1,2,5,6)





WRITE CYCLE 3 (LB#,UB# Controlled) (1,2,5,6)



Notes:

- 1.WE#,CE#, LB#, UB# must be high or CE2 must be low during all address transitions.
- 2.A write occurs during the overlap of a low CE#, high CE2, low WE#, LB# or UB# = low.
- 3.During a WE# controlled write cycle with OE# low, twp must be greater than twHz + tpw to allow the drivers to turn off and data to be placed on the bus.
- 4. During this period, I/O pins are in the output state, and input signals must not be applied.
- 5.If the CE#, LB#, UB# low transition and CE2 high transition occurs simultaneously with or after WE# low transition, the outputs remain in a high impedance state.
- 6.tow and twHz are specified with C_L = 5pF. Transition is measured ±500mV from steady state.




DATA RETENTION CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION			MIN.	TYP.	MAX.	UNIT
Vcc for Data Retention	VDR	CE# V_{CC} - 0.2V or CE2 \leq 0.2V	/		1.2	-	3.6	V
				25℃	-	1	3	μA
Data Retention Current		Other pins at 0.2V or CE2 ≤ 0.2V or Vcc-0.2V	SLI	40℃	-	1	3	μA
					-			
			SLI		-	1	20	μΑ
Chip Disable to Data Retention Time	tcdr	See Data Retention Waveforms (below)			0	-	-	ns
Recovery Time	tr				tRC∗	-	-	ns


tRC* = Read Cycle Time

DATA RETENTION WAVEFORM


Low Vcc Data Retention Waveform (1) (CE# controlled)



Low Vcc Data Retention Waveform (2) (CE2 controlled)



Low Vcc Data Retention Waveform (3) (LB#, UB# controlled)





Confidential -9/11- Rev.1.0 Nov 2015




PACKAGE OUTLINE DIMENSION

48-pin 12mm x 20mm TSOP-I Package Outline Dimension








VARIATIONS (ALL DIMENSIONS SHOWN IN MM)

	SYMBOLS	MIN.	NOM.	MAX
	A	ı	ı	1.20
	A1	0.05	ı	0.15
	A2	0.95	1.00	1.05
	ь	0.17	0.22	0.27
	C	0.10	-	0.21
Δ		19.80	20.00	20.20
Δ	□1	18.30	18.40	18.50
Δ	E	11.90	12.00	12.10
	₽	•	0.50 BASI	C
	┙	0.50	0.60	0.70
Λ	L1	ı	ი.80	-
Φ	Y	_	_	0.10
Δ	θ	Ġ	_	5



NOTES:

- 1 JEDEC OUTLINE : MO-142 DO
- 2.PROFILE TOLERANCE ZONES FOR 01 AND E DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE MOLD PROTRUSION ON E IS 0.15 mm PER SIDE AND ON D1 IS 0.25 mm PER SIDE.
- 3.D MENSION ID DOES NOT INCLUDE DAMBAR PROTRUSION ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08mm TOTAL IN EXCESS OF THE 15 DIMENSION AT NAXIMUN MATERIAL CONDITION DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT.



PART NUMBERING SYSTEM

AS6C	8016	55	Т	_	N
SRAM	8M=512K x 16	Speed=55 ns	T = 48pin TSOP I	I=Industrial (-40°C∼85°C)	Indicates Pb and Halogen Free



Alliance Memory, Inc. 511 Taylor Way, San Carlos, CA 94070 Tel: 650-610-6800 Fax: 650-620-9211 www.alliancememory.com

Copyright © Alliance Memory All Rights Reserved

© Copyright 2007 Alliance Memory, Inc. All rights reserved. Our three-point logo, our name and Intelliwatt are trademarks or registered trademarks of Alliance. All other brand and product names may be the trademarks of their respective companies. Alliance reserves the right to make changes to this document and its products at any time without notice. Alliance assumes no responsibility for any errors that may appear in this document. The data contained herein represents Alliance's best data and/or estimates at the time of issuance. Alliance reserves the right to change or correct this data at any time, without notice. If the product described herein is under development, significant changes to these specifications are possible. The information in this product data sheet is intended to be general descriptive information for potential customers and users, and is not intended to operate as, or provide, any guarantee or warrantee to any user or customer. Alliance does not assume any responsibility or liability arising out of the application or use of any product described herein, and disclaims any express or implied warranties related to the sale and/or use of Alliance products including liability or warranties related to fitness for a particular purpose, merchantability, or infringement of any intellectual property rights, except as express agreed to in Alliance's Terms and Conditions of Sale (which are available from Alliance). All sales of Alliance products are made exclusively according to Alliance's Terms and Conditions of Sale. The purchase of products from Alliance does not convey a license under any patent rights, copyrights; mask works rights, trademarks, or any other intellectual property rights of Alliance or third parties. Alliance does not authorize its products for use as critical components in life-supporting systems where a malfunction or failure may reasonably be expected to result in significant injury to the user, and the inclusion of Alliance products in such life-supporting systems implies that the manufacturer assumes all risk of such use and agrees to indemnify Alliance against all claims arising from such use.

Confidential -11/11- Rev.1.0 Nov 2015