
SCCS016A - MAY 1994 - REVISED SEPTEMBER 2001

- Function, Pinout, and Drive Compatible With FCT and F Logic
- Reduced V_{OH} (Typically = 3.3 V) Versions of Equivalent FCT Functions
- Edge-Rate Control Circuitry for Significantly Improved Noise Characteristics
- I_{off} Supports Partial-Power-Down Mode Operation
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)
- Matched Rise and Fall Times
- 64-mA Output Sink Current
 32-mA Output Source Current



description

The CY74FCT191T is a reversible modulo-16 binary counter, featuring synchronous counting and asynchronous presetting. The preset allows the CY74FCT191T to be used in programmable dividers. The count enable input, terminal count output, and ripple-clock output make possible a variety of methods of implementing multiusage counters. In the counting modes, state changes are initiated by the rising edge of the clock.

This device is fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

PIN DESCRIPTION

NAME	DESCRIPTION
CE	Count enable input (active low)
СР	Clock pulse input (active rising edge)
Р	Parallel data inputs
PL	Asynchronous parallel load input (active low)
U /D	Up/down count control input
Q	Flip-flop outputs
RC	Ripple clock output (active low)
TC	Terminal count output



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



ORDERING INFORMATION

TA	PAC	CKAGE†	SPEED (ns)	ORDERABLE PART NUMBER	TOP-SIDE MARKING	
	QSOP – Q	Tape and reel	6.2	CY74FCT191CTQCT	FT191-3	
	SOIC - SO	SOIC SO Tube		6.2	CY74FCT191CTSOC	FCT191C
–40°C to 85°C		Tape and reel	6.2	CY74FCT191CTSOCT	FCT191C	
	SOIC - SO	Tube	7.8	CY74FCT191ATSOC	FCT191A	
	3010 - 30	Tape and reel	7.8	CY74FCT191ATSOCT	FCITSIA	

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

Function Tables

RC FUNCTION

INP	UTS	OUT	PUTS
CE	СР	тс†	RC
L	T	Н	۲
Н	Х	Х	Н
Х	Х	L	Н

H = High logic level, L = Low logic level,

MODE SELECT

	INP	JTS	MODE	
PL	CE	U/D	СР	MODE
Н	L	L	↑	Count up
Н	L	Н	↑	Count down
L	Х	Х	Х	Preset (asynchronous)
Н	Н	X	X	No change (hold)


H = High logic level, L = Low logic level, X = Don't care,

X = Don't care, ¬¬¬ = Low pulse

[†]TC is generated internally.

^{↑ =} Low-to-high clock transition

logic diagram (positive logic)





CY74FCT191T 4-BIT UP/DOWN BINARY COUNTER

SCCS016A - MAY 1994 - REVISED SEPTEMBER 2001

absolute maximum rating over operating free-air temperature range (unless otherwise noted)†

Supply voltage range to ground potential	–0.5 V to 7 V
DC input voltage range	–0.5 V to 7 V
DC output voltage range	–0.5 V to 7 V
DC output current (maximum sink current/pin)	120 mA
Package thermal impedance, θ_{JA} (see Note 1): Q package	90°C/W
SO package	57°C/W
Ambient temperature range with power applied, T _A	\dots –65°C to 135°C
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions (see Note 2)

		MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.75	5	5.25	V
V_{IH}	High-level input voltage	2			V
V _{IL}	Low-level input voltage			0.8	V
ІОН	High-level output current			-32	mA
l _{OL}	Low-level output current			64	mA
TA	Operating free-air temperature	-40		85	°C

NOTE 2: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation.



NOTE 1: The package thermal impedance is calculated in accordance with JESD 51-7.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS							
VIK	$V_{CC} = 4.75 \text{ V},$	$I_{IN} = -18 \text{ mA}$			-0.7	-1.2	V		
Vou	$V_{CC} = 4.75 \text{ V},$	I _{OH} = −32 mA		2			V		
VOH	$V_{CC} = 4.75 \text{ V},$	$I_{OH} = -15 \text{ mA}$		2.4	3.3		V		
V _{OL}	$V_{CC} = 4.75 V$,	$I_{OL} = 64 \text{ mA}$			0.3	0.55	V		
VН	All inputs			0.2		V			
lį	$V_{CC} = 5.25 \text{ V},$	$V_{IN} = V_{CC}$			5	μΑ			
lіН	$V_{CC} = 5.25 \text{ V},$	V _{IN} = 2.7 V			±1	μΑ			
I _{IL}	$V_{CC} = 5.25 \text{ V},$	$V_{IN} = 0.5 V$			±1	μΑ			
los [‡]	$V_{CC} = 5.25 \text{ V},$	VOUT = 0 V	-60	-120	-225	mA			
l _{off}	$V_{CC} = 0 V$	V _{OUT} = 4.5 V			±1	μΑ			
Icc	$V_{CC} = 5.25 \text{ V}, V_{IN} \le 0.2 \text{ V}, V_{IN}$	l ≥ VCC - 0.2 V			0.1	0.2	mA		
ΔICC	$V_{CC} = 5.25 \text{ V}, V_{IN} = 3.4 \text{ V}$, f ₁	= 0, Outputs open			0.5	2	mA		
ICCD¶	$\frac{V_{CC}}{MR} = 5.25 \text{ V}, \underline{One bit switchin}$ $\frac{V_{CC}}{MR} = V_{CC} = \overline{SR}, \overline{PL} = \overline{CE} = \overline{U}$	g at 50% duty cycle, Preset J/D = CP = GND, $V_{\mbox{\footnotesize IN}} \le 0.2$	t mode, Outputs open, V or $V_{IN} \ge V_{CC} - 0.2 V$		0.06	0.12	mA/ MHz		
		One bit switching	$V_{IN} = V_{CC}$ or GND		0.4	0.8	mA		
I _C #	V _{CC} = 5.25 V, Preset mode,	at f ₁ = 5 MHz at 50% duty cycle	$V_{IN} = 3.4 \text{ V or GND}$		0.7	1.8	mA		
l'C"	Outputs open, PL = CE = U/D = CP = GND	Four bits switching	$V_{IN} = V_{CC}$ or GND		1.3	2.6	mA		
	1 - 02 - 0/2 - 01 - 0142	at f ₁ = 5 MHz at 50% duty cycle	$V_{IN} = 3.4 \text{ V or GND}$		2.3	6.6	mA		
Ci					5	10	pF		
Co					9	12	pF		

[†] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

I_C = Total supply current

ICC = Power-supply current with CMOS input levels

 ΔI_{CC} = Power-supply current for a TTL high input (V_{IN} = 3.4 V)

 D_H = Duty cycle for TTL inputs high

N_T = Number of TTL inputs at D_H

I_{CCD} = Dynamic current caused by an input transition pair (HLH or LHL)

= Clock frequency for registered devices, otherwise zero

f₁ = Input signal frequency

N₁ = Number of inputs changing at f₁

All currents are in milliamperes and all frequencies are in megahertz.

|| Values for these conditions are examples of the I_{CC} formula.



Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high-speed test apparatus and/or sample-and-hold techniques are preferable to minimize internal chip heating and more accurately reflect operational values. Otherwise, prolonged shorting of a high output can raise the chip temperature well above normal and cause invalid readings in other parametric tests. In any sequence of parameter tests, I_{OS} tests should be performed last.

[§] Per TTL-driven input (VIN = 3.4 V); all other inputs at VCC or GND

This parameter is derived for use in total power-supply calculations.

[#] I_C = I_{CC} + Δ I_{CC} × D_H × N_T + I_{CCD} (f₀/2 + f₁ × N₁) Where:

CY74FCT191T 4-BIT UP/DOWN BINARY COUNTER

SCCS016A - MAY 1994 - REVISED SEPTEMBER 2001


timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

		PARAMETER		CY74FCT	191AT	CY74FCT	UNIT	
		PARAMETER		MIN	MAX	MIN	MAX	UNII
t _W Pulse	Pulse duration	СР	High or Low	4		4		
	Pulse duration	PL low	PL low			5		ns
		Data before PL↓	High or Low	4		3.5		
t _{su}	Setup time	CE before CP↑	Low	9		7.2		ns
		U/D before CP↑	High or Low	10		8		
		Data after PL↓	High or Low	1.5		1		
th	Hold time	CE after CP↑	Low	0		0		ns
		U/D after CP↑	U/D after CP↑ High or Low			0		
t _{rec}	Recovery time	PL after CP↑		5		4.5	·	ns

switching characteristics over operating free-air temperature range (see Figure 1)

DADAMETED	FROM	то	CY74FCT	191AT	CY74FCT	UNIT	
PARAMETER	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	UNIT
^t PLH	СР	0	1.5	7.8	1.5	6.2	20
t _{PHL}	Gr.	Q _n	1.5	7.8	1.5	6.2	ns
t _{PLH}	СР	TC	1.5	11.8	1.5	9.4	ns
^t PHL	Cr	10	1.5	11.8	1.5	9.4	115
^t PLH	СР	RC	1.5	8.5	1.5	6.8	20
^t PHL	Cr	RC .	1.5	8.5	1.5	6.8	ns
t _{PLH}	CE	RC	1.5	7.2	1.5	6	ns
^t PHL	ČL.	RC .	1.5	7.2	1.5	6	115
^t PLH	U /D	RC	1.5	13	1.5	11	ns
^t PHL	טוט	RC .	1.5	13	1.5	11	115
^t PLH	U /D	TC	1.5	7.2	1.5	6.1	ns
^t PHL	טוט	10	1.5	7.2	1.5	6.1	115
^t PLH	D	0	1.5	9.1	1.5	7.7	20
^t PHL	P _n	Q _n	1.5	9.1	1.5	7.7	ns
^t PLH	PL	0	2	8.5	2	7.2	ne
^t PHL	FL	Q _n	2	8.5	2	7.2	ns

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms





www.ti.com 21-Mar-2013

PACKAGING INFORMATION

Orderable Device	Status	Package Type	_	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing			(2)		(3)		(4)	
CY74FCT191ATSOC	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT191A	Samples
CY74FCT191ATSOCE4	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT191A	Samples
CY74FCT191ATSOCG4	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT191A	Samples
CY74FCT191CTQCT	ACTIVE	SSOP	DBQ	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FT191-3	Samples
CY74FCT191CTQCTE4	ACTIVE	SSOP	DBQ	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FT191-3	Samples
CY74FCT191CTQCTG4	ACTIVE	SSOP	DBQ	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FT191-3	Samples
CY74FCT191CTSOC	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT191C	Samples
CY74FCT191CTSOCE4	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT191C	Samples
CY74FCT191CTSOCG4	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT191C	Samples
CY74FCT191CTSOCT	OBSOLETE	SOIC	DW	16		TBD	Call TI	Call TI	-40 to 85	FCT191C	
CY74FCT191CTSOCTG4	OBSOLETE	SOIC	DW	16		TBD	Call TI	Call TI	-40 to 85		

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.



PACKAGE OPTION ADDENDUM

21-Mar-2013

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Only one of markings shown within the brackets will appear on the physical device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

DW (R-PDSO-G16)

PLASTIC SMALL OUTLINE




NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AA.



DW (R-PDSO-G16)

PLASTIC SMALL OUTLINE




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Refer to IPC7351 for alternate board design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC—7525
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



DBQ (R-PDSO-G16)

PLASTIC SMALL-OUTLINE PACKAGE




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15) per side.
- D. Falls within JEDEC MO-137 variation AB.



DBQ (R-PDSO-G16)

PLASTIC SMALL OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>