## USB 2.0 High-Speed (480 Mbps) Signal Switch Targeted for Battery Powered Applications

## Description

The PI3USB102 is a single differential channel 2:1 multiplexer/demultiplexer USB 2.0 Switch. Industry leading advantages include a propagation delay of less than 250 ps, resulting from its low channel resistance and I/O capacitance. The device multiplexes differential outputs from a USB Host device to one of two corresponding outputs. The switch is bidirectional and offers little or no attenuation of the high-speed signals at the outputs. It is designed for low bit-to-bit skew, high channel-to-channel noise isolation and is compatible with various standards, such as High Speed USB 2.0 ( $480 \mathrm{Mb} / \mathrm{s}$ ).
The PI3USB102 offers over voltage protection per the USB 2.0 specification. With the chip powered on or off, all I/O pins can withstand a short to Vbus ( $5 \mathrm{~V}+/-10 \%$ ). This feature can only be offered if a 100 -ohm pull up resistor is placed between $\mathrm{V}_{\mathrm{DD}}$ pin to the power supply.
In situations where Vbus can be as high as 7V, Pericom recommends changing the resistor value from 100 ohm to 200 ohm . Pericom can still support over-voltage protection up to 7 V , as long as the 200 ohm resistor is present.

## Block Diagram



## Truth Table

| SEL | $\overline{\mathbf{O E}}$ | $\mathbf{Y}+$ | Y- |
| :---: | :---: | :---: | :---: |
| X | H | $\mathrm{Hi}-\mathrm{Z}$ | $\mathrm{Hi}-\mathrm{Z}$ |
| L | L | $\mathrm{M}+$ | $\mathrm{M}-$ |
| H | L | $\mathrm{D}+$ | $\mathrm{D}-$ |

## Pin Description



## Maximum Ratings

(Above which useful life may be impaired. For user guidelines, not tested.)

| Storage Temperature | $5^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :---: | :---: |
| Supply Voltage to Ground Potential | -0.5V to +4.6 V |
| DC Input Voltage . | -0.5 V to +7 V |
| DC Output Current | 120 mA |
| Power Dissipation. | .....0.5W |

Note: Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC Electrical Characteristics for USB 2.0 Switching over Operating Range
( $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=3.0-4.4 \mathrm{~V}$ )

| Parameter | Description | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage | Guaranteed HIGH level | $\mathrm{V}_{\mathrm{DD}}=4.2 \mathrm{~V}$ | 1.8 |  |  | V |
|  |  |  | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ | 1.6 |  |  |  |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage | Guaranteed HIGH level |  |  |  | 0.8 |  |
| $\mathrm{V}_{\text {IK }}$ | Clamp Diode Voltage | $\mathrm{V}_{\mathrm{DD}}=$ Max., $\mathrm{I}_{\mathrm{IK}}=-18 \mathrm{~mA}$ |  |  |  | -1.2 |  |
| $\mathrm{I}_{\mathrm{IH}}$ | Input HIGH Current | $\mathrm{V}_{\mathrm{DD}}=\mathrm{Max} ., \mathrm{V}_{\mathrm{IH}}=\mathrm{VDD}$ |  |  |  | $\pm 5$ | uA |
| $\mathrm{I}_{\text {IL }}$ | Input LOW Current | $\mathrm{V}_{\mathrm{DD}}=$ Max., $\mathrm{V}_{\text {IL }}=\mathrm{GND}$ |  |  |  | $\pm 5$ |  |
| $\mathrm{R}_{\mathrm{ON}}$ | Switch On-Resistance ${ }^{(3)}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=\mathrm{Min} .,-0.4 \mathrm{~V} \leq \mathrm{V}_{\text {input }} \leq 1.0 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{ON}}=-40 \mathrm{~mA} \end{aligned}$ |  |  | 4.0 | 5.0 | $\Omega$ |
| $\mathrm{R}_{\text {FLAT(ON) }}$ | On-Resistance Flatness ${ }^{(3)}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=\mathrm{Min} .,-0.4 \mathrm{~V} \leq \mathrm{V}_{\text {input }} \leq 1.0 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{ON}}=-40 \mathrm{~mA} \end{aligned}$ |  |  | 1.5 |  |  |
| $\Delta \mathrm{R}_{\mathrm{ON}}$ | On-Resistance match from center ports to any other port ${ }^{(3)}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=\mathrm{Min} .,-0.4 \mathrm{~V} \leq \mathrm{V}_{\text {input }} \leq 1.0 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{ON}}=-40 \mathrm{~mA} \end{aligned}$ |  |  | 0.9 | 2.0 |  |
| $\mathrm{I}_{\mathrm{OZ}}$ | I/O leakage current when port is off | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=4.3 \mathrm{~V}, \mathrm{~V}_{\text {input }}=0 \text { to } 3.6 \mathrm{~V}, \\ & \text { switch }=\text { off, } \mathrm{OE}=\mathrm{HIGH} \end{aligned}$ |  |  |  | $\pm 2$ | uA |

## Notes:

1. For max. or min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device type.
2. $\quad \mathrm{V}_{\mathrm{DD}}=3.0-4.4 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Measured by the voltage drop between $D$ and $D_{n}$ pin at indicated current through the Switch On-Resistance is determined by the lower of the voltages on the two ( $\mathrm{D}, \mathrm{D}_{\mathrm{n}}$ ) pins.

Power Supply Characteristics ( $\mathrm{V}_{\mathrm{DD}}=3.0-4.4 \mathrm{~V}$ )

| Parameters | Description | Test Conditions ${ }^{(\mathbf{1})}$ | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{CC}}$ | Quiescent Power Supply Current | $\mathrm{V}_{\mathrm{DD}}=$ Max., $\overline{\mathrm{OE}}=\mathrm{GND}$ or $\mathrm{V}_{\mathrm{DD}}$ |  |  | 1 | uA |
|  |  | $\mathrm{V}_{\mathrm{DD}}=$ Max, $\mathrm{V}_{\mathrm{SEL}}=1.3 \mathrm{~V}-2.1 \mathrm{~V}$ |  |  | 15 | uA |

## Notes:

1. For max. or min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device type.

Capacitance $\left(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}\right)$

| Parameters ${ }^{(3)}$ | Description | Test Conditions ${ }^{(1)}$ | Typ. ${ }^{(2)}$ | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\text {SEL }}=0 \mathrm{~V}$ | 2.2 | 3.2 | pF |
| CofF | Switch Capacitance, Switch OFF |  | 2.4 | 3.4 |  |
| CON | Switch Capacitance, Switch ON |  | 5.5 | 7.0 |  |

## Dynamic Electrical Characteristics Over the Operating Range

| Parameters | Description | Test Conditions | Min. | Typ. ${ }^{(2)}$ | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{X}_{\text {TALK }}$ | Crosstalk | $\mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{f}=240 \mathrm{MHz}$ |  | -35 |  | dB |
| OIRR | OFF Isolation |  |  | -40 |  |  |
| BW | -3dB Bandwidth | $\mathrm{R}_{\mathrm{L}}=50 \Omega$ |  | 810 |  | MHz |
| BW | -0.5 dB Bandwidth | $\mathrm{R}_{\mathrm{L}}=50 \Omega$ |  | 300 |  | MHz |

## Notes:

1. For max. or min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. This parameter is determined by device characterization but is not production tested.

## Switching Characteristics

| Parameters | Description | Test Conditions ${ }^{(1)}$ | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tpD | Propagation Delay ${ }^{(2,3)}$ | See Test Circuit for Electrical Characteristics |  | 0.25 |  | ns |
| tpZh, $^{\text {t }}$ PZL | Line Enable Time - SEL, $\overline{\mathrm{OE}}$ to D(+/-), M(+/-) |  | 0.5 |  | 50 |  |
| tPHZ, tPLZ | Line Disable Time - SEL, $\overline{\mathrm{OE}}$ to $\mathrm{D}(+/-)$, $\mathrm{M}(+/-)$ |  | 0.5 |  | 9.0 |  |
| $\mathrm{t}_{\text {SKC-C }}$ | Output skew, channel-to-channel ${ }^{(2)}$ |  |  | 3.5 | 14 |  |
| $\mathrm{t}_{\mathrm{SKb}}-\mathrm{b}$ <br> Notes: | Output skew, bit-to-bit (opposite transition of the same output ( tphL-tpLH $^{(2)}$ |  |  | 7.5 | 20 | ps |

1. For max. or min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Guaranteed by design.
3. The switch contributes no propagational delay other than the RC delay of the On-Resistance of the switch and the load capacitance. The time constant for the switch alone is of the order of 0.25 ns for 10 pF load. Since this time constant is much smaller than the rise/fall times of typical driving signals, it adds very little propagational delay to the system. Propagational delay of the switch when used in a system is determined by the driving circuit on the driving side of the switch and its interactions with the load on the driven side.

## Test Circuit for Dynamic Electrical Characteristics



Test Circuit for Electrical Characteristics


Notes:
$\mathrm{C}_{\mathrm{L}}=$ Load capacitance: includes jig and probe capacitance.
$\mathrm{R}_{\mathrm{T}}=$ Termination resistance: should be equal to $\mathrm{Z}_{\mathrm{OUT}}$ of the Pulse Generator
All input impulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{R}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{F}} \leq 2.5 \mathrm{~ns}$. The outputs are measured one at a time with on transition per measurement.

## Switch Positions

| Test | Switch |
| :---: | :---: |
| $\mathrm{t}_{\text {PLZ }}, \mathrm{t}_{\text {PZL }}$ | 6.0 V |
| $\mathrm{t}_{\text {PHZ }}, \mathrm{t}_{\text {PZH }}$ | GND |
| Prop Delay | Open |

## Switching Waveforms



## Applications Information

## Logic Inputs

The logic control inputs can be driven up to +3.6 V regardless of the supply voltage. For example, given a +3.3 V supply, the output enables or select pins may be driven low to 0 V and high to 3.6 V . Driving IN Rail-to-Rail ${ }^{\circledR}$ minimizes power consumption.

## Power Supply Sequencing

Proper power supply sequencing is recommended for all CMOS devices. Always apply $V_{D D}$ and GND before applying signals to input/output or control pins.

Rail-to-Rail is a registered trademark of Nippon Motorola, Ltd.

## Eye Diagram Measurements



Figure 1: USB2.0 High-speed (480 Mbps) Signal Integrity Test Setup


Figure 2: USB 2.0 High Speed (480Mbps) TP1, left eye, and TP5, right eye, with PI3USB102 in the signal path while HDD is driving.

Packaging Mechanicals: 10 -Contact TQFN (ZL10)


Packaging Mechanicals: 10 -Contact TuQFN (ZM10)
NOTE :

1. All dimensions are in millimeters, angles in degrees
2. REFER JEDEC MO-220

| 4 PERICOM | DATE: 11/02/06 |
| :--- | :--- |
| Semiconductor Copporaion |  |
| PACKAGEION: 10-contact, Ulitra Thin Quad Flat No-Lead (UQFN10L) |  |
| DOCUMENT CONTROL ZM10 |  |

06-0823

## Ordering Information

| Ordering Code | Package Code | Package Description | Top Mark |
| :---: | :---: | :---: | :---: |
| PI3USB102ZLE | ZL | Pb-free \& Green, 10 -contact TQFN | XD |
| PI3USB102ZME | ZM | Pb-free \& Green, 10-contact UQFN | XD |

Notes:

- Thermal characteristics can be found on the company web site at www.pericom.com/packaging/
- $\mathrm{E}=\mathrm{Pb}$-free and Green
- Adding X suffix = Tape/Reel


## Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery \& Lifecycle Information:

Diodes Incorporated:
PI3USB102JXUCEX

