

Si5348-D Evaluation Board User's Guide

The Si5348-D-EVB is used for evaluating the Si5348 Network Synchronizer Clock for SyncE/1588 and Stratum 3/3E applications. The device revision is distinguished by a white 1 inch x 0.187 inch label with the text "SI5348-D-EB" in the lower lefthand corner of the board. (For ordering purposes only, the terms "EB" and "EVB" refer to the board and the kit respectively. In this document, the terms are synonymous in context.) The Si5348 contains three independent DSPLLs in a single IC with programmable jitter attenuation bandwidth on a per DSPLL basis. The Si5348-D-EVB supports three independent differential input clocks, two independent CMOS input clocks, and seven independent output clocks via onboard SMA connectors. The Si5348-D-EVB can be controlled and configured via a USB connection to a host PC running Silicon Labs' next generation ClockBuilder® Pro (CBPro) software tool. Test points are provided on-board for external monitoring of supply voltages.

The device revision is distinguished by a white 1 inch x 0.187 inch label with the text "SI5348-D-EB" installed in the lower left hand corner of the board. (For ordering purposes only, the terms "EB" and "EVB" refer to the board and the kit respectively. For the purpose of this document, the terms are synonymous in context.

EVB FEATURES

- Powered from USB port or external +5 V power supply via screw terminals
- Included SiOCXO1-EB reference OCXO board allows for evaluation in standalone and holdover mode.
- CBPro GUI programmable VDD supply allows device supply voltages from 3.3, 2.5, or 1.8 V
- CBPro GUI programmable V_{DDO} supplies allow each of the seven outputs to have its own supply voltage selectable from 3.3, 2.5, or 1.8 V
- CBPro GUI allows control and measurement of voltage, current, and power of VDD and all 8 VDDO supplies
- Status LEDs for power supplies and control/status signals of Si5348
- SMA connectors for input clocks, output clocks and optional external timing reference clock



1. Si5348-D-EVB Functional Block Diagram, Support Documentation, and ClockBuilderPro Software

Below is a functional block diagram of the Si5348-D-EVB. This EVB can be connected to a PC via the main USB connector for programming, control, and monitoring. See 2. Quick Start and Jumper Defaults for more information.




Figure 1.1. Si5348-D-EVB Functional Block Diagram

All Si5348 schematics, BOMs, User's Guides, and software can be found online at the following link: http://www.silabs.com/products/ clocksoscillators/pages/si538x-4x-evb.aspx

The SiOCXO1-EB User's Guide is located at: http://www.silabs.com/Support%20Documents/TechnicalDocs/UG123.pdf

2. Quick Start and Jumper Defaults

- 1. Install ClockBuilder Pro desktop software from EVB support web page given in Section 2.
- 2. Connect USB cable from Si5348-D-EVB to PC with ClockBuilder Pro software installed.
- 3. Connect the SIOCXO1-EB to the reference input using the included SMA cable.
- 4. Confirm jumpers are installed as shown in the table below.
- 5. Launch the ClockBuilder Pro Software.

6. You can use ClockBuilder Pro to create, download, and run a frequency plan on the Si5348-D-EVB.

7. For the Si5348 data sheet, go to http://www.silabs.com/timing.

Table 2.1.	Si5348-D	EVB Jumper	Defaults*
------------	----------	-------------------	-----------

Location	Туре	I = Installed O = Open	Location	Туре	I = Installed O Open
JP1	2 pin	I	JP23	2 pin	0
JP2	2 pin	I	JP24	2 pin	0
JP3	2 pin	I	JP25	2 pin	0
JP4	2 pin	I	JP26	2 pin	0
JP5	2 pin	0	JP27	2 pin	0
JP6	2 pin	0	JP28	2 pin	0
JP7	2 pin	I	JP29	2 pin	0
JP8	2 pin	0	JP30	2 pin	0
JP9	2 pin	0	JP31	2 pin	0
JP10	2 pin	I	JP32	2 pin	0
JP13	2 pin	0	JP33	2 pin	0
JP14	2 pin	I	JP34	2 pin	0
JP15	3 pin	1 to 2	JP35	2 pin	0
JP16	3 pin	1 to 2	JP36	2 pin	0
JP17	2 pin	0	JP38	3 pin	All open
JP18	2 pin	0	JP39	2 pin	0
JP19	2 pin	0	JP40	2 pin	0
JP20	2 pin	0	JP41	2 pin	0
JP21	2 pin	0			
JP22	2 pin	0	J36	5x2 Hdr	All 5 installed

3. Status LEDs

Location	Silkscreen	Color	Status Function Indication
D27	5VUSBMAIN	Blue	Main USB +5 V present
D22	3P3V	Blue	DUT +3.3 V is present
D26	VDD DUT	Blue	DUT VDD Core voltage present
D25	INTR	Red	MCU INTR (Interrupt) active
D21	READY	Green	MCU Ready
D24	BUSY	Green	MCU Busy
D5	LOL_T0B	Blue	Loss of Lock - DSPLL C
D6	LOL_T4B	Blue	Loss of Lock - DSPLL D
D8	LOS2B	Blue	Loss of Signal at IN2
D11	INTRB	Blue	Si5348 Interrupt Active
D12	LOS1B	Blue	Loss of Signal at IN1
D13	LOL_AB	Blue	Loss of Lock DSPLL A
D14	LOS0B	Blue	Loss of Signal at IN0

Table 3.1. Si5348-D EVB Status LEDs

D27, D22, and D26 are illuminated when USB +5 V, Si5348-D-EVB +3.3 V, and Si5348 VDD or supply voltages, respectively, are present. D25, D21, and D24 are status LEDs showing on-board MCU activity. LEDs D14, D12, and D8 indicate loss of signal at clock inputs IN0, IN1, and IN2, respectively. LEDs D13, D5, and D6 indicate loss of lock for one of three internal DSPLLs (A, C, and D) respectively. D11 indicates Si5348 interrupt output is active (as configured by Si5348 register programming). LED locations are highlighted below with LED function name indicated on board silkscreen.




Figure 3.1. Si5348-D-EVB LED Locations

4. External Reference Input (XA/XB)

An external timing reference (48 MHz XTAL) is used in combination with the internal oscillator to produce an ultra-low jitter reference clock for the DSPLL and for providing a stable reference for the free-run and holdover modes. The Si5348-D-EVB can also accommodate an external reference clock instead of a crystal. To evaluate the device with an external REFCLK, C111 and C113 must be populated and XTAL Y1 removed (see figure below). The REFCLK can then be applied to SMA connectors J39 and J40.




Figure 4.1. External Reference Input Circuit

5. Clock Input and Output Circuits

5.1 Clock Input Circuits (REF/REFB, IN0/IN0B-IN2/IN2B, IN3, IN4)

The Si5348-D-EVB has eight SMA connectors (REF/REFB, IN0/IN0B–IN2/IN2B) for receiving external differential clock signals. The REF/REFB differential input clock is intended to support a TCXO or OCXO, such as the included SiOCXO1-EB, which determines the Si5348's wander performance. (Please note that this input clock is different from the optional reference clock that may be applied at XA/ XB.) All differential input clocks are terminated as shown in the figure below. The only exception is that the terminating 49.9 Ω resistor for REF is not installed. This is R84 corresponding to IN0's R76 in the figure below. The reason for this exception is that single-ended TCXOs and OCXOs typically cannot drive a 50 Ω load. Note that input clocks are ac-coupled and 50 Ω terminated. This represents four differential input clock pairs. Single-ended clocks can be used by appropriately driving one side of the differential pair with a single-ended clock. For details on how to configure inputs as single-ended, please refer to the Si5348 data sheet.




Figure 5.1. Differential Input Clock Termination Circuit

In addition, the Si5348-D-EVB supports two SMA connectors (IN3, IN4) for receiving external single-ended LVCMOS clocks. Each of these clocks connects to its respective Si5348 pins via a single installed 0 Ω resistor. There are no other termination components on the EVB.

5.2 Clock Output Circuits (OUTx/OUTxB)

Each of the 14 output drivers (seven differential pairs, OUT0/OUT0B—OUT6/OUT6B) is ac-coupled to its respective SMA connector. The output clock termination circuit is shown in the figure below. The output signal will have no dc bias. If dc coupling is required, the ac coupling capacitors can be replaced with a resistor of appropriate value. In particular, if differential pair OUT6/OUT6B is configured for 1 Hz output, then the AC coupling output capacitors, C166 and C168, each need to be replaced by a 0 Ω resistor. (These capacitors are the respective counterparts of the OUT0/OUT0B output capacitors, C25 and C27, in the figure below.) The Si5348-D-EVB provides pads for optional output termination resistors and/or low-frequency capacitors. Note that components with schematic "NI" designation are not normally populated on the Si5348-D-EVB and provide locations on the PCB for optional dc/ac terminations by the end user.




Figure 5.2. Output Clock Termination Circuit

6. Using the Si5348-D-EVB and Installing ClockBuilder Pro Desktop Software

6.1 Installing ClockBuilderPro Desktop Software

To install the CBPro software on any Windows 7 (or above) PC:

Go to http://www.silabs.com/CBPro and download ClockBuilder Pro software.

Installation instructions and User's Guide for ClockBuilder can be found at the download link shown above. Please follow the instructions as indicated.

6.2 Connecting the EVB to Your Host PC

Once ClockBuilder Pro software is installed, connect to the EVB with a USB cable as shown below.




Figure 6.1. EVB Connection Diagram

6.3 Additional Power Supplies

The Si5348-EB comes pre-configured with jumpers installed at JP15 and JP16 (pins 1–2 in both cases) in order to select "USB". These jumpers, together with the components installed, configure the evaluation board to obtain all +5 V power solely through the main USB connector at J37. This setup is the default configuration and should normally be sufficient.

The general guidelines for single USB power supply operation are listed below:

- Use either a USB 3.0 or USB 2.0 port. These ports are specified to supply 900 mA and 500 mA respectively at +5 V.
- If you are working with a USB 2.0 port and you are current limited, turn off enough DUT output voltage regulators to drop the total DUT current ≤ 470 mA. (Note: USB 2.0 ports may supply > 500 mA. Provided the nominal +5 V drops gracefully by less than 10%, the EVB will still work.)
- If you are working with a USB 2.0 and you are current limited and need all output clock drivers enabled, re-configure the EVB to drive the DUT output voltage regulators from an external +5 V power supply as follows:
 - Connect external +5 V power supply to terminal block J33 on the back side of the PCB.
 - Move the jumper at JP15 from pins 1–2 USB to pins 2–3 EXT.

Errata Note: The Si5348-EB REV 1.0 silkscreen at jumpers JP15-16 is reversed, i.e. the "USB" and "EXT" text are incorrectly swapped. Normal operation from USB only is still with jumpers installed between pins 1–2. This is on the right-hand side as viewed, reading the silkscreen choices.

6.4 Overview of ClockBuilder Pro Applications

Note: The following instructions and screen captures may vary slightly depending on your version of ClockBuilder Pro.

The ClockBuilder Pro installer will install two main applications:

CB ClockBuilder Pro Wizard - Silicon Labs							
ClockBuilder Pro WizardImage: ClockBuilder Pro WizardSILICON LABSWe Make Timing SimpleC							
Work With a Design	Quick Links						
Create New Design	Jitter Attenuator Clock Products Knowledge Base						
Open Design Project File	<u>Custom Part Number Lookup</u> <u>ClockBuilder Go iOS App</u>						
ex <u>Open Sample Design</u>	Applications Documentation						
Evaluation Board Detected Si5348 EVB Open Default Plan EVB GUI	<u>10/40/100G Line Card White Paper</u> <u>Clock Generators for Cloud Data Centers White Paper</u> <u>Optimizing Si534x Jitter Performance App Note</u>						
Tools	SyncE and IEEE 1588 App Note						
Export Configuration	ClockBuilder Pro Documentation						
	<u>CBPro Overview</u> Command Line Interface: <u>Overview</u> • <u>User's Guide</u> <u>CBPro Knowledge Base</u>						
•	Version 2.0.2 Built on 6/16/2015						

Figure 6.2. Application #1: Clockbuilder Pro Wizard

Use the CBPro Wizard to:

- · Create a new design
- · Review or edit an existing design
- · Export: create in-system programming files

CB Si53	48 EVB S/N 0	0-00-	16-CF-20-3C -	ClockBuil	der Pro					. e 🗙
File	Help			_						
Info	DUT SPI	I2C	DUT Register	Editor	Regulators	All Voltages	GPIO	Status Registe	ters Control Register	rs
					Voltage	e Curre	nt	Power	Soft Reset and	Calibration
	VDE	1.8	80V 🔽	On	1.781 \	/ 246	mA	438 mW	Read SOFT_RS	
	VDDA			On	3.300 \	/ 125	mA	413 mW	Read SOFT_RST	_
	VDDS	3.	30V 🔽	On	3.265 \	/ 13	mA	42 mW	Read SOFT_RS	
	VDDO	2.	50V 🔽	On	2.480 \	/ 14	mA	35 mW	Read SOFT_RST	
	VDDO1	2.	50V 🔽	On	2.497 \	/ 15	mA	37 mW	Read SOFT_RS1	_PLLD
	VDDO2	2.	50V 🔽	On	2.484 \	/ 15	mA	37 mW	Read Hard Reset	
	VDDO	2.	50V 🔽	On	2.480 \	/ 15	mA	37 mW	Read Power I HARD	
	VDDO4	2.	50V 🔽	On	2.471 \	/ 15	mA	37 mW	Read	
	VDDO5	2.	50V 🔽	On	2.495 \	/ 15	mA	37 mW	Read PDN:	
	VDDO	2.	50V 🔽	On	2.482 \	/ 15	mA	37 mW	Read	
	l Output	Se	elect Voltage		Tota	488	mA	1.150 W	Read All Frequency	
	Supplies –	Po	ower On P	ower Off		Compare Desi	gn Estin	nates to Measu	urements FDE	с

Figure 6.3. Application #2: EVB GUI

Use the EVB GUI to:

- · Download configuration to EVB's DUT (Si5348)
- · Control the EVB's regulators
- · Monitor voltage, current, and power on the EVB

6.5 Common ClockBuilder Pro Work Flow Scenarios

There are three common workflow scenarios when using CBPro and the Si5348-D EVB. These workflow scenarios are:

- Workflow Scenario #1: Testing a Silicon Labs-Created Default Configuration
- Workflow Scenario #2: Modifying the Default Silicon Labs-Created Device Configuration
- Workflow Scenario #3: Testing a User-Created Device Configuration

Each is described in more detail in the following sections.

6.6 Workflow Scenario #1: Testing a Silicon Labs-Created Default Configuration

The flow for using the EVB GUI to initialize and control a device on the EVB is as follows.

Once the PC and EVB are connected, launch ClockBuilder Pro by clicking on this icon on your PC's desktop.



Figure 6.4. ClockBuilder Pro Desktop Icon

If an EVB is detected, click on the "Open Default Plan" button on the Wizard's main menu. CBPro automatically detects the EVB and device type.

🕫 ClockBuilder Pro Wizard - Silicon Labs						
ClockBuilder Pro SILICON LABS We Make Timing Simp						
Work With a Design						
Create New Design						
🖶 <u>Open Design Project File</u>						
ex <u>Open Sample Design</u>						
Si5348 EVB Open Default Plan EVB GUI						
Tools						
Export Configuration						

Figure 6.5. Open Default Plan

Once you open the default plan (based on your EVB model number), a popup will appear.




Figure 6.6. Write Design to EVB Dialog

Select "Yes" to write the default plan to the Si5348 device mounted on your EVB. This ensures the device is completely reconfigured per the Silicon Labs default plan for the DUT type mounted on the EVB.




Figure 6.7. Writing Design Status

After CBPro writes the default plan to the EVB, click on "Open EVB GUI" as shown below.

CB Si5348 EVB Default Configuration - ClockBuilder Pro	
ClockBuilder Pro v2.0.2 🍫	SILICON LABS
Design Dashboard 🔻	Configuring Si5348
Default plan for Si5348 EVB has been loaded. You can make edits	s to the EVB's configuration using the interactive Wizard.
Edit Configuration with Wizard Design ID & Notes · Host Interface · XAXB & REF · Input Clocks · Input Clock Select · Output Clocks · Output Drivers · DSPLL · LOS · OOF · LOL · INTR	Evaluation Board Detected Si5348 EVB S/N 00-00-16-CF-20-3C Write Design to EVB Open EVB-GUI

Figure 6.8. Open EVB GUI

The EVB GUI will appear. Note all power supplies will be set to the nominal values defined in the device's default CBPro project file created by Silicon Labs, as shown in the example session window below.

	Help						1		
Info	DUT SPI	I2C	DUT Regis	ter Editor	Regulators	All Voltages	GPIO	Status Regis	ters
					Voltage	Curre	nt	Power	
	VDD	1.	80V 🔽	On	1.780 V	237	mA	422 mW	Read
	VDD4	4		On	3.300 V	125	mA	413 mW	Read
	VDD:	S 3.	30V 🔽	On	3.265 V	13	mA	42 mW	Read
	VDDO	2.	50V 🔽	On	2.480 V	14	mA	35 mW	Read
	VDDO:	1 2.	50V 🔽	On	2.498 V	15	mA	37 mW	Read
	VDDO2	2 2.	50V 🔽	On	2.484 V	15	mA	37 mW	Read
	VDDO3	3 2.	50V 🔽	On	2.478 V	15	mA	37 mW	Read
	VDDO4	4 2.	50V 🔽	On	2.471 V	15	mA	37 mW	Read
	VDDO5	5 2.	50V 🔽	On	2.494 V	15	mA	37 mW	Read
	VDDO	5 2.	50V 🔽	On	2.481 V	15	mA	37 mW	Read
	Output [- Se	elect Voltag	e	▼ Total	479	mA	1.134 W	Read-A


Figure 6.9. EVB GUI Window

6.6.1 Verify Free-Run Mode Operation

Assuming no external clocks have been connected to the INPUT CLOCK differential SMA connectors (labeled "INx/INxB") located around the perimeter of the EVB, the DUT should now be operating in free-run mode, as the DUT will be locked to the crystal in this case.

You can run a quick check to determine if the device is powered up and generating output clocks (and consuming power) by clicking on the Read All button highlighted above and then reviewing the voltage, current and power readings for each VDDx supply.

Note: Shutting "Off" then "On" of the VDD and VDDA supplies will power-down and reset the DUT. Every time you do this, to reload the Silicon Labs-created default plan into the DUT's register space, you must go back to the Wizard's main menu and select "Write Design to EVB":





Failure to do the step above will cause the device to read in a preprogrammed plan from its non-volatile memory (NVM). However, the plan loaded from the NVM may not be the latest plan recommended by Silicon Labs for evaluation.

At this point, you should verify the presence and frequencies of the output clocks (running to free-run mode from the crystal) using appropriate external instrumentation connected to the output clock SMA connectors. To verify the output clocks are toggling at the correct frequency and signal format, click on View Design Report as highlighted below.



Figure 6.11. View Design Report

Your configuration's design report will appear in a new window, as shown below. Compare the observed output clocks to the frequencies and formats noted in your default project's Design Report.

Si5348 Design Report	
Design Report	
Design	
Host Interface:	
I/O Power Supply: VDD (Core)	
SPI Mode: 4-Wire	1
I2C Address Range: 108d to 111d / 0x6C to 0x6F (selected via A0/A1 pins)	
XA/XB:	
48 MHz (XTAL - Crystal)	
REF:	
12.8 MHz [12 + 4/5 MHz]	
Inputs:	
INO: 25 MHz	
Standard	
DSPLL A, C, D	
IN1: 10 MHz	
Standard DSPLL A,C,D	
IN2: 156.25 MHz [156 + 1/4 MHz]	
Standard	
DSPLL A, C, D	
IN3: Unused	
IN4: Unused	
Outputs:	
OUTO: 10 MHz	
Enabled, LVDS 2.5 V	
DSPLL C	
OUT1: 156.25 MHz [156 + 1/4 MHz]	
Enabled, LVDS 2.5 V DSPLL D	
OUT2: 156.25 MHz [156 + 1/4 MHz]	
Enabled, LVDS 2.5 V	
DSPLL A	
OUT3: 125 MHz	
Enabled, LVDS 2.5 V	
DSPLL D	
OUT4: 25 MHz	
Enabled, LVDS 2.5 V	
DSPLL C	
OUT5: 25 MHz Enabled, LVDS 2.5 V	
DSPLL A	
OUT6: 1 Hz	
Enabled, LVDS 2.5 V	
DSPLL A	
Copy to Clipboard Save Report	Close
Copy to Clipboard Save Report	Close

Figure 6.12. Design Report Window

6.6.2 Verify Locked Mode Operation

Assuming you connect the correct input clocks to the EVB (as noted in the Design Report shown above), the DUT on your EVB will be running in "locked" mode.

6.7 Workflow Scenario #2: Modifying the Default Silicon Labs-Created Device Configuration

To modify the "default" configuration using the CBPro Wizard, click on any of the underlined fields below the header "Edit Configuration with Wizard". You can also pull down on the "Design Dashboard" menu and select a design step.

CB Si5348 EVB Default Configuration - ClockBuilder Pro	
ClockBuilder Pro v2.0.2 🍫	SILICON LABS
Design Dashboard 🔻	Configuring Si5348
Default plan for Si5348 EVB has been loaded. You can make edits	s to the EVB's configuration using the interactive Wizard.
Edit Configuration with Wizard Design ID & Notes · Host Interface · XAXB & REF · Input Clocks · Input Clock Select · Output Clocks · Output Drivers · DSPLL · LOS · OOF · LOL · INTR	Evaluation Board Detected Si5348 EVB S/N 00-00-16-CF-20-3C Write Design to EVB Open EVB GUI
Save Design to Project File Your configuration is stored to a project file, which can be opened in ClockBuilder Pro at a later time.	You can export your configuration to a format suitable for in-system programming.
Design Report & Datasheet Addendum You can view a <u>design report (text)</u> or create a <u>draft datasheet addendum (PDF)</u> for your design.	Documentation Please contact your Silicon Labs representive for documentation regarding this pre-release device.
Create Custom Part Number With just a few clicks, you can order factory pre- programmed devices based on your configuration.	Ask for Help Have a question about your design? Click here to get assistance.
Frequency Plan Valid 🕢 Design OK 🔅 Pd: 1.162 W, Tj: 95 °C	Home Close

Figure 6.13. Edit Configuration with Wizard

You will now be taken to the Wizard's step-by-step menus to allow you to change any of the default plan's operating configurations.

CB Si5348 EVB Default	Configuration - ClockBuilder Pro						
ClockBuild	er Pro v2.0.2 🍫	SILICON LABS					
Step 1 of 12 - De	sign ID & Notes 🔻	Configuring Si5348					
Design ID The device has 8 r Design ID:	egisters, DESIGN_ID0 through DESIGN_ID7, that can be used to store a design/configuratio 5348EVB2 (optional; max 8 characters) The string you enter here is stored as ASCII bytes in registers DESIGN_ID0 through DESIG						
Padding Mode:	Padding Mode: Otherwise NULL Padded If you do not enter the full 8 characters, the remaining bytes of DESIGN_IDx will be padded with 0x00 bytes (aka NULL character).						
	Space Padded If you do not enter the full 8 characters, the remaining bytes of DESIGN_IDx will be p character).	padded with 0x20 bytes (space					
	u want here. The text is stored in your project file and included in design reports and custor ord wrapped in reports, you can use newlines to start a new paragraph.	n part number datasheet addendums.					
Frequency Pla	n Valid Obesign OK OPd: 1.162 W, Tj: 95 °C OVTITE to EVB < Back	Next > Finish Cancel					

Figure 6.14. Design ID and Notes

Note you can click on the icon on the lower left hand corner of the menu to confirm if your frequency plan is valid. After making your desired changes, you can click on "Write to EVB" to update the DUT to reconfigure your device in real time. The Design Write status window will appear each time you make a change.

CB Si5348 Design Write	
Writing Si5348 Design to EVB	
Address 0x00B6	

Figure 6.15. Writing Design Status

6.8 Workflow Scenario #3: Testing a User-Created Device Configuration

To test a previously created user configuration, open the CBPro Wizard by clicking on the icon on your desktop and then selecting "Open Design Project File".

ClockBuilder Pro Wizard - Silicon Labs					
ClockBuilder Pro Wizard?SILICON LABSWe Make Timing Simple?					
Work With a Design	Quick Links				
Create New Design	Jitter Attenuator Clock Products Knowledge Base				
🖶 Open Design Project File	<u>Custom Part Number Lookup</u> <u>ClockBuilder Go iOS App</u>				
ex <u>Open Sample Design</u>	Applications Documentation				
Evaluation Board Detected Si5348 EVB Open Default Plan EVB GUI	<u>10/40/100G Line Card White Paper</u> <u>Clock Generators for Cloud Data Centers White Paper</u> <u>Optimizing Si534x Jitter Performance App Note</u>				
Tools	SyncE and IEEE 1588 App Note				
Export Configuration	ClockBuilder Pro Documentation				
	<u>CBPro Overview</u> Command Line Interface: <u>Overview</u> • <u>User's Guide</u> <u>CBPro Knowledge Base</u>				
\$₀	Version 2.0.2 Built on 6/16/2015				

Figure 6.16. Open Design Project File

Locate your CBPro design file (*.slabtimeproj or *.sitproj file) in the Windows file browser.

	Computer 🕨 L	.ocal Disk (C:) 🕨	SiLabs_Projects				•	49	Search SiLabs_Projects	٩
Organize 🔻	Include in librar	y 🔻 Share wi		New folder						 0
⊳ 🔆 Favorites		Name		•	Date modified	Туре	Size			
			48EVB-Project.sla		4/16/2015 11:28 AM	Silicon Labs Timin		10 KB		
District Control Co				od1.slabtimeproj od2.slabtimeproj	4/16/2015 11:28 AM	Silicon Labs Timin Silicon Labs Timin		10 KB 10 KB		
🕞 🌉 Computer			ioero riojeci_in	ouzisiuotimeproj	4,10,2015 11120 7441	Sincon Labs Finnin		10 110		
🛛 🔍 Network										

Figure 6.17. Browse to Project File

Select "Yes" when the WRITE DESIGN to EVB popup appears:

CB ClockBuil	lder Pro v2.0.2	
The The	rite Design to EVB? e EVB may be out-of-sync with your design. Would you ur design to the EVB?	like to write
	Yes No	

Figure 6.18. Write Design to EVB Dialog

The progress bar will be launched. Once the new design project file has been written to the device, verify the presence and frequencies of your output clocks and other operating configurations using external instrumentation.

6.9 Exporting the Register Map File for Device Programming by a Host Processor

You can also export your configuration to a file format suitable for in-system programming by selecting "Export" as shown below:

CB Si5348 EVB Default Configuration - ClockBuilder Pro	
ClockBuilder Pro v2.0.2 🍫	SILICON LABS
Design Dashboard 🔻	Configuring Si5348
Default plan for Si5348 EVB has been loaded. You can make edits	to the EVB's configuration using the interactive Wizard.
Edit Configuration with Wizard Design ID & Notes · Host Interface · XAXB & REF · Input Clocks · Input Clock Select · Output Clocks · Output Drivers · DSPLL · LOS · OOF · LOL · INTR	Evaluation Board Detected Si5348 EVB S/N 00-00-16-CF-20-3C Write Design to EVB Open EVB GUI
Save Design to Project File Your configuration is stored to a project file, which can be opened in ClockBuilder Pro at a later time.	You can export your configuration to a format suitable for in-system programming.
Design Report & Datasheet Addendum You can view a <u>design report (text)</u> or create a <u>draft datasheet addendum (PDF)</u> for your design.	Documentation Please contact your Silicon Labs representive for documentation regarding this pre-release device.
Create Custom Part Number With just a few clicks, you can order factory pre- programmed devices based on your configuration.	Ask for Help Have a question about your design? Click here to get assistance.
🕒 Frequency Plan Valid 🕢 Design OK 🔇 Pd: 1.162 W, Tj: 95 °C	Home Close

Figure 6.19. Export Register Map File

You can now write your device's complete configuration to file formats suitable for in-system programming.




Figure 6.20. Export Settings

7. Writing a New Frequency Plan or Device Configuration to Non-Volatile Memory (OTP)

Note: Writing to the device non-volatile memory (OTP is **NOT** the same as writing a configuration into the Si5348 using ClockBuilder Pro on the Si5348-D EVB). Writing a configuration into the EVB from ClockBuilderPro is done using Si5348 RAM space and can be done a virtually unlimited numbers of times. Writing to OTP is limited as described below.

Refer to the Si534x/8x Family Reference Manuals and device data sheets for information on how to write a configuration to the EVB DUT's non-volatile memory (OTP). The OTP can be programmed a maximum of two times only. Care must be taken to ensure the desired configuration is valid when choosing to write to OTP

8. Serial Device Communications (Si53848 <-> MCU)

8.1 On-Board SPI Support

The MCU onboard the Si5348-D-EVB communicates with the Si5348 device through a 4-wire SPI (Serial Peripheral Interface) link. The MCU is the SPI master and the Si5348 device is the SPI slave. The Si5348 device can also support a 2-wire I²C serial interface, although the Si5348-D-EVB does NOT support the I²C mode of operation. SPI mode was chosen for the EVB because of the relatively higher speed transfers supported by SPI vs. I²C.

8.2 External I²C Support

I²C can be supported if driven from an external I²C controller. The serial interface signals between the MCU and Si5348 pass through shunts loaded on header J36. These jumper shunts must be installed in J36 for normal EVB operation using SPI with CBPro. If testing of I²C operation via external controller is desired, the shunts in J36 can be removed thereby isolating the on-board MCU from the Si5348 device. The shunt at J4 (I2C_SEL) must also be removed to select I²C as Si5348 interface type. An external I²C controller connected to the Si5348 side of J36 can then communicate to the Si5348 device. (For more information on I²C signal protocol, please refer to the Si5348 data sheet.)

The figure below illustrates the J36 header schematic. J36 even numbered pins (2, 4, 6, etc.) connect to the Si5348 device and the odd numbered pins (1, 3, 5, etc.) connect to the MCU. Once the jumper shunts have been removed from J36 and J4, I²C operation should use J36 pin 4 (DUT_SDA_SDIO) as the I²C SDA and J36 pin 8 (DUT_SCLK) as the I²C SCLK. Please note the external I²C controller will need to supply its own I²C signal pull-up resistors.





Figure 8.1. Serial Communications Header J36

9. Si5348-D-EVB Schematic and Bill of Materials (BOM)

The Si5348-D-EVB Schematic and Bill of Materials (BOM) can be found online at:

http://www.silabs.com/products/clocksoscillators/pages/si538x-4x-evb.aspx

Note: Please be aware that the Si5348-D-EVB schematic is in OrCad Capture *hierarchical format* and not in a typical "flat" schematic format.



Disclaimer

Silicon Labs intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Labs products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Labs reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Labs shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any Life Support System without the specific vitten consent of Silicon Labs. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Labs products are not designed or authorized for military applications. Silicon Labs products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

Trademark Information

Silicon Laboratories Inc.®, Silicon Laboratories®, Silicon Labs®, SiLabs® and the Silicon Labs logo®, Bluegiga®, Bluegiga®, Bluegiga Logo®, Clockbuilder®, CMEMS®, DSPLL®, EFM®, EFM32®, EFR, Ember®, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZRadio®, EZRadio®, EZRadio®, SiPHY®, Telegesis, the Telegesis Logo®, USBXpress®, Zentri, Z-Wave, and others are trademarks or registered trademarks of Silicon Labs. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701 USA

http://www.silabs.com