


CDCV855, CDCV855I

2.5-V PHASE-LOCK LOOP CLOCK DRIVER

SCAS660A – SEPTEMBER 2001 – REVISED DECEMBER 2002

- Phase-Lock Loop Clock Driver for Double Data-Rate Synchronous DRAM Applications
- Spread Spectrum Clock Compatible
- Operating Frequency: 60 MHz to 180 MHz
- Low Jitter (cyc–cyc): ± 50 ps
- Distributes One Differential Clock Input to Four Differential Clock Outputs
- Enters Low Power Mode and Three-State Outputs When Input CLK Signal Is Less Than 20 MHz or PWRDWN Is Low
- Operates From Dual 2.5-V Supplies
- 28-Pin TSSOP Package
- Consumes < 200- μ A Quiescent Current
- External Feedback PIN (FBIN, $\overline{\text{FBIN}}$) Are Used to Synchronize the Outputs to the Input Clocks

PW PACKAGE
(TOP VIEW)



description

The CDCV855 is a high-performance, low-skew, low-jitter zero delay buffer that distributes a differential clock input pair (CLK, $\overline{\text{CLK}}$) to four differential pairs of clock outputs ($\text{Y}[0:3]$, $\overline{\text{Y}}[0:3]$) and one differential pair of feedback clock outputs (FBOUT, $\overline{\text{FBOUT}}$). When $\overline{\text{PWRDWN}}$ is high, the outputs switch in phase and frequency with CLK. When $\overline{\text{PWRDWN}}$ is low, all outputs are disabled to a high-impedance state (3-state), and the PLL is shut down (low-power mode). The device also enters this low-power mode when the input frequency falls below a suggested detection frequency that is below 20 MHz (typical 10 MHz). An input frequency detection circuit detects the low-frequency condition and after applying a >20-MHz input signal this detection circuit turns on the PLL again and enables the outputs.

When AV_{DD} is tied to GND, the PLL is turned off and bypassed for test purposes. The CDCV855 is also able to track spread spectrum clocking for reduced EMI.

Since the CDCV855 is based on PLL circuitry, it requires a stabilization time to achieve phase-lock of the PLL. This stabilization time is required following power up. The CDCV855 is characterized for both commercial and industrial temperature ranges.

AVAILABLE OPTIONS

T_{A}	PACKAGED DEVICES
	TSSOP (PW)
0°C to 70°C	CDCV855PW
–40°C to 85°C	CDCV855IPW



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 2002, Texas Instruments Incorporated

CDCV855, CDCV855I
2.5-V PHASE-LOCK LOOP CLOCK DRIVER


SCAS660A – SEPTEMBER 2001 – REVISED DECEMBER 2002

FUNCTION TABLE
(Select Functions)

INPUTS				OUTPUTS				PLL
AV _{DD}	PWRDWN	CLK	CLK	Y[0:3]	Y[0:3]	FBOUT	FBOUT	
GND	H	L	H	L	H	L	H	Bypassed/Off
GND	H	H	L	H	L	H	L	Bypassed/Off
X	L	L	H	Z	Z	Z	Z	Off
X	L	H	L	Z	Z	Z	Z	Off
2.5 V (nom)	H	L	H	L	H	L	H	On
2.5 V (nom)	H	H	L	H	L	H	L	On
2.5 V (nom)	X	<20 MHz [†]	<20 MHz [†]	Z	Z	Z	Z	Off

[†] Typically 10 MHz

functional block diagram



Terminal Functions

TERMINAL NAME	NO.	I/O	DESCRIPTION
AGND	10		Ground for 2.5-V analog supply
AV _{DD}	9		2.5-V analog supply
CLK, CLK	6, 7	I	Differential clock input
FBIN, FBIN	23, 22	I	Feedback differential clock input
FBOUT, FBOUT	19, 20	O	Feedback differential clock output
GND	1, 5, 14, 15, 28		Ground
PWRDWN	24	I	Control input to turn device in the power-down mode
V _{DDQ}	4, 8, 11, 18, 21, 25		2.5-V supply
Y[0:3]	3, 12, 17, 26	O	Buffered output copies of input clock, CLK
Y[0:3]	2, 13, 16, 27	O	Buffered output copies of input clock, CLK

CDCV855, CDCV855I

2.5-V PHASE-LOCK LOOP CLOCK DRIVER

SCAS660A – SEPTEMBER 2001 – REVISED DECEMBER 2002

absolute maximum ratings over operating free-air temperature (unless otherwise noted)[†]

Supply voltage range, V_{DDQ} , AV_{DD}	–0.5 V to 3.6 V
Input voltage range, V_I (see Notes 1 and 2)	–0.5 V to $V_{DDQ} + 0.5$ V
Output voltage range, V_O (see Notes 1 and 2)	–0.5 V to $V_{DDQ} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{DDQ}$)	±50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{DDQ}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{DDQ})	±50 mA
Continuous current to GND or V_{DDQ}	±100 mA
Package thermal impedance, θ_{JA} (see Note 3): PW package	105.8°C/W
Storage temperature range T_{stg}	–65°C to 150°C

[†] Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. The input and output negative voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This value is limited to 3.6 V maximum.
 3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

		MIN	TYP	MAX	UNIT
Supply voltage, V_{DDQ} , AV_{DD}		2.3		2.7	V
Low-level input voltage, V_{IL}	CLK, $\overline{CLK}$, FBIN, $\overline{FBIN}$			$V_{DDQ}/2 - 0.18$	V
	PWRDWN	–0.3		0.7	
High-level input voltage, V_{IH}	CLK, $\overline{CLK}$, FBIN, $\overline{FBIN}$	$V_{DDQ}/2 + 0.18$			V
	PWRDWN	1.7		$V_{DDQ} + 0.3$	
DC input signal voltage (see Note 5)		–0.3		V_{DDQ}	V
Differential input signal voltage, V_{ID} (see Note 6)	CLK, FBIN	0.36		$V_{DDQ} + 0.6$	V
Output differential cross-voltage, $V_{O(X)}$ (see Note 7)		$V_{DDQ}/2 - 0.2$	$V_{DDQ}/2$	$V_{DDQ}/2 + 0.2$	V
Input differential pair cross-voltage, $V_{I(X)}$ (see Note 7)		$V_{DDQ}/2 - 0.2$		$V_{DDQ}/2 + 0.2$	V
High-level output current, I_{OH}				–12	mA
Low-level output current, I_{OL}				12	mA
Input slew rate, SR (see Figure 7)		1		4	V/ns
Operating free-air temperature, T_A	Commercial	0		85	°C
	Industrial	–40		85	

- NOTES:
4. Unused inputs must be held high or low to prevent them from floating.
 5. DC input signal voltage specifies the allowable dc execution of differential input.
 6. Differential input signal voltage specifies the differential voltage $|V_{TR} - V_{CP}|$ required for switching, where V_{TR} is the true input level and V_{CP} is the complementary input level.
 7. Differential cross-point voltage is expected to track variations of V_{DDQ} and is the voltage at which the differential signals must be crossing.

CDCV855, CDCV855I

2.5-V PHASE-LOCK LOOP CLOCK DRIVER

SCAS660A – SEPTEMBER 2001 – REVISED DECEMBER 2002

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER			TEST CONDITIONS		MIN	TYP [†]	MAX	UNIT
V _{IK}	Input voltage	All inputs	V _{DDQ} = 2.3 V, I _I = −18 mA				−1.2	V
V _{OH}	High-level output voltage		V _{DDQ} = min to max, I _{OH} = −1 mA		V _{DDQ} − 0.1		1.7	V
			V _{DDQ} = 2.3 V, I _{OH} = −12 mA					
V _{OL}	Low-level output voltage		V _{DDQ} = min to max, I _{OL} = 1 mA				0.1	V
			V _{DDQ} = 2.3 V, I _{OL} = 12 mA				0.6	
I _{OH}	High-level output current		V _{DDQ} = 2.3 V, V _O = 1 V		−18	−32		mA
I _{OL}	Low-level output current		V _{DDQ} = 2.3 V, V _O = 1.2 V		26	35		mA
V _{OD}	Output voltage swing	Differential outputs are terminated with 120 Ω			1.1	V _{DDQ} − 0.4		V
V _{OX}	Output differential cross-voltage [‡]				V _{DDQ} /2 − 0.2	V _{DDQ} /2	V _{DDQ} /2 + 0.2	
I _I	Input current		V _{DDQ} = 2.7 V, V _I = 0 V to 2.7 V				±10	μA
I _{OZ}	High-impedance-state output current		V _{DDQ} = 2.7 V, V _O = V _{DDQ} or GND				±10	μA
I _{DD} (PD)	Power-down current on V _{DDQ} + AV _{DD}		CLK and $\overline{\text{CLK}}$ = 0 MHz; $\overline{\text{PWRDWN}}$ = Low; Σ of I _{DD} and A _I DD			100	200	μA
I _{DD}	Dynamic current on V _{DDQ}	Differential outputs are terminated with 120 Ω / CL = 14 pF	f _O = 167 MHz			150	180	mA
		Differential outputs are terminated with 120 Ω / CL = 0 pF				130	160	
A _I DD	Supply current on AV _{DD}		f _O = 167 MHz			8	10	mA
C _I	Input capacitance		V _{DDQ} = 2.5 V	V _I = V _{DDQ} or GND	2	2.5	3	pF
C _O	Output capacitance		V _{DDQ} = 2.5 V	V _O = V _{DDQ} or GND	2.5	3	3.5	pF

[†] All typical values are at respective nominal V_{DDQ}.

[‡] Differential cross-point voltage is expected to track variation of V_{DDQ} and is the voltage at which the differential signals must be crossing.

timing requirements over recommended ranges of supply voltage and operating free-air temperature

PARAMETER		MIN	MAX	UNIT
f _{CLK}	Operating clock frequency	60	180	MHz
	Input clock duty cycle	40%	60%	
	Stabilization time (PLL mode) [¶]		10	μs
	Stabilization time (Bypass mode) [§]		30	ns

[§] Recovery time required when the device goes from power-down mode into bypass mode (test mode with AV_{DD} at GND).

[¶] Time required for the integrated PLL circuit to obtain phase lock of its feedback signal to its reference signal. For phase lock to be obtained, a fixed-frequency, fixed-phase reference signal must be present at CLK. Until phase lock is obtained, the specifications for propagation delay, skew, and jitter parameters given in the switching characteristics table are not applicable. This parameter does not apply for input modulation under SSC application.

switching characteristics

PARAMETER		TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
$t_{PLH}^{\ddagger}$	Low-to-high level propagation delay time	Test mode/CLK to any output		4.5		ns
$t_{PHL}^{\ddagger}$	High-to-low level propagation delay time	Test mode/CLK to any output		4.5		ns
$t_{jit(per)}^{\S}$	Jitter (period), See Figure 5	66 MHz	–55		55	ps
		100/133/167/180 MHz	–35		35	ps
$t_{jit(cc)}^{\S}$	Jitter (cycle-to-cycle), See Figure 2	66 MHz	–60		60	ps
		100/133/167/180 MHz	–50		50	
$t_{jit(hper)}^{\S}$	Half-period jitter, See Figure 6	66 MHz	–130		130	ps
		100 MHz	–90		90	
		133/167/180 MHz	–75		75	
$t_{slr(o)}$	Output clock slew rate, See Figure 7	Load = 120Ω / 14 pF	1		2	V/ns
		Load = 120Ω / 4 pF	1		3	V/ns
$t_{d(\emptyset)}^{\S}$	Dynamic phase offset (this includes jitter), See Figure 3(b)	SSC off	66 MHz	–180	180	ps
			100/133 MHz	–130	130	
			167/180 MHz	–90	90	
		SSC on	66 MHz	–230	230	
			100/133 MHz	–170	170	
			167/180 MHz	–100	100	
$t_{(\emptyset)}$	Static phase offset, See Figure 3(a)	66 MHz	–150		150	ps
		100/133/167/180 MHz	–100		100	
$tsk(o)^{\P}$	Output skew, See Figure 4				50	ps
t_r, t_f	Output rise and fall times (20% – 80%)	Load: 120 Ω/14 pF	650		900	ps

[†] All typical values are at a respective nominal V_{DDQ} .

[‡] Refers to transition of noninverting output

[§] This parameter is assured by design but can not be 100% production tested.

[¶] All differential output pins are terminated with 120 Ω/14 pF.

CDCV855, CDCV855I

2.5-V PHASE-LOCK LOOP CLOCK DRIVER

SCAS660A – SEPTEMBER 2001 – REVISED DECEMBER 2002

PARAMETER MEASUREMENT INFORMATION




Figure 1. Output Load Test Circuit




Figure 2. Cycle-to-Cycle Jitter

PARAMETER MEASUREMENT INFORMATION




Figure 3. Phase Offset




Figure 4. Output Skew

CDCV855, CDCV855I

2.5-V PHASE-LOCK LOOP CLOCK DRIVER

SCAS660A – SEPTEMBER 2001 – REVISED DECEMBER 2002

PARAMETER MEASUREMENT INFORMATION




Figure 5. Period Jitter




Figure 6. Half-Period Jitter





Figure 7. Input and Output Slew Rates

MECHANICAL DATA

PW (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN



- NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265