

# GS88037CT-xxxIV

100-Pin TQFP Industrial Temp

# 256K x 36 9Mb Sync Burst SRAM

250 MHz–200 MHz 1.8 V or 2.5 V V<sub>DD</sub> 1.8 V or 2.5 V I/O

## Features

- Single Cycle Deselect (SCD) operation
- $\bullet$  1.8 V or 2.5 V +10%/–10% core power supply
- $\bullet$  1.8 V or 2.5 V I/O supply
- LBO pin for Linear or Interleaved Burst mode
- Internal input resistors on mode pins allow floating mode pins
- Default to Interleaved Pipeline mode
- Byte Write  $(\overline{BW})$  and/or Global Write  $(\overline{GW})$  operation
- Internal self-timed write cycle
- Automatic power-down for portable applications
- JEDEC-standard 100-lead TQFP package
- RoHS-compliant 100-lead TQFP package available

## **Functional Description**

### Applications

The GS88037CT-xxxIV is a 9,437,184-bit (8,388,608-bit for x32 version) high performance synchronous SRAM with a 2-bit burst address counter. Although of a type originally developed for Level 2 Cache applications supporting high performance CPUs, the device now finds application in synchronous SRAM applications, ranging from DSP main store to networking chip set support.

#### Controls

Addresses, data I/Os, chip enables ( $\overline{E1}$ , E2,  $\overline{E3}$ ), address burst control inputs ( $\overline{ADSP}$ ,  $\overline{ADSC}$ ,  $\overline{ADV}$ ), and write control inputs ( $\overline{Bx}$ ,  $\overline{BW}$ ,  $\overline{GW}$ ) are synchronous and are controlled by a positive-edge-triggered clock input (CK). Output enable ( $\overline{G}$ ) and power down control (ZZ) are asynchronous inputs. Burst cycles can be initiated with either  $\overline{ADSP}$  or  $\overline{ADSC}$  inputs. In Burst mode, subsequent burst addresses are generated internally and are controlled by  $\overline{\text{ADV}}$ . The burst address counter may be configured to count in either linear or interleave order with the Linear Burst Order ( $\overline{\text{LBO}}$ ) input. The Burst function need not be used. New addresses can be loaded on every cycle with no degradation of chip performance.

### SCD Pipelined Reads

The GS88037CT-xxxIV is a SCD (Single Cycle Deselect) pipelined synchronous SRAM. DCD (Dual Cycle Deselect) versions are also available. SCD SRAMs pipeline deselect commands one stage less than read commands. SCD RAMs begin turning off their outputs immediately after the deselect command has been captured in the input registers.

### Byte Write and Global Write

Byte write operation is performed by using Byte Write enable  $(\overline{BW})$  input combined with one or more individual byte write signals  $(\overline{Bx})$ . In addition, Global Write  $(\overline{GW})$  is available for writing all bytes at one time, regardless of the Byte Write control inputs.

### Sleep Mode

Low power (Sleep mode) is attained through the assertion (High) of the ZZ signal, or by stopping the clock (CK). Memory data is retained during Sleep mode.


### Core and Interface Voltages


The GS88037CT-xxxIV operates on a 1.8 V or 2.5 V power supply. All input are 2.5 V and 1.8 V compatible. Separate output power ( $V_{DDQ}$ ) pins are used to decouple output noise from the internal circuits and are 2.5 V and 1.8 V compatible.

		-2	50I	-200	Unit
Pipeline 3-1-1-1	t <sub>KQ</sub> tCycle		2.3 4.0	2.7 5.0	ns ns
	Curr (x36)	2	45	215	mA

## Parameter Synopsis








### Note:

Pins marked with NC can be tied to either V<sub>DD</sub> or V<sub>SS</sub>. These pins can also be left floating.



# GS88037CT-xxxIV Block Diagram



Note: Only x36 version shown for simplicity.



# **Byte Write Truth Table**

Function	GW	BW	BA	Вв	Bc	BD	Notes
Read	Н	Н	Х	Х	Х	Х	1
Write No Bytes	Н	L	Н	Н	Н	Н	1
Write byte a	Н	L	L	Н	Н	Н	2, 3
Write byte b	Н	L	Н	L	Н	Н	2, 3
Write byte c	Н	L	Н	Н	L	Н	2, 3, 4
Write byte d	Н	L	Н	Н	Н	L	2, 3, 4
Write all bytes	Н	L	L	L	L	L	2, 3, 4
Write all bytes	L	Х	Х	Х	Х	Х	

## Notes:

1. All byte outputs are active in read cycles regardless of the state of Byte Write Enable inputs, BA, BB, BC and/or BD.

2. Byte Write Enable inputs BA, BB, BC and/or BD may be used in any combination with BW to write single or multiple bytes.

3. All byte I/Os remain High-Z during all write operations regardless of the state of Byte Write Enable inputs.

4. Bytes "C" and "D" are only available on the x32 and x36 versions.



# Synchronous Truth Table

Operation	Address Used	State Diagram Key	Ē1	E2	Ē3	ADSP	ADSC	ADV	W	DQ <sup>3</sup>
Deselect Cycle, Power Down	None	Х	L	Х	Н	Х	L	Х	Х	High-Z
Deselect Cycle, Power Down	None	Х	L	L	Х	Х	L	Х	Х	High-Z
Deselect Cycle, Power Down	None	Х	L	Х	Н	L	Х	Х	Х	High-Z
Deselect Cycle, Power Down	None	Х	L	L	Х	L	Х	Х	Х	High-Z
Deselect Cycle, Power Down	None	Х	Н	Х	Х	Х	L	Х	Х	High-Z
Read Cycle, Begin Burst	External	R	L	Н	L	L	Х	Х	Х	Q
Read Cycle, Begin Burst	External	R	L	Н	L	Н	L	Х	F	Q
Write Cycle, Begin Burst	External	W	L	Н	L	Н	L	Х	Т	D
Read Cycle, Continue Burst	Next	CR	X	X	X	Н	Н	L	F	Q
Read Cycle, Continue Burst	Next	CR	Н	Х	Х	Х	Н	L	F	Q
Write Cycle, Continue Burst	Next	C₩	X	X	X	Н	Н	L	Т	D
Write Cycle, Continue Burst	Next	CW	Н	Х	Х	Х	Н	L	Т	D
Read Cycle, Suspend Burst	Current		Х	Х	Х	Н	Н	Н	F	Q
Read Cycle, Suspend Burst	Current		Н	Х	Х	Х	Н	Н	F	Q
Write Cycle, Suspend Burst	Current		Х	Х	Х	Н	Н	Н	Т	D
Write Cycle, Suspend Burst	Current		Н	Х	Х	Х	Н	Н	Т	D

Notes:

1. X = Don't Care, H = High, L = Low

2. E = T (True) if E<sub>2</sub> = 1 and  $\overline{E}_1 = \overline{E}_3 = 0$ ; E = F (False) if E<sub>2</sub> = 0 or  $\overline{E}_1 = 1$  or  $\overline{E}_3 = 1$ 

3.  $\underline{W} = T$  (True) and F (False) is defined in the Byte Write Truth Table preceding.


- 4.  $\overline{G}$  is an asynchronous input.  $\overline{G}$  can be driven high at any time to disable active output drivers.  $\overline{G}$  low can only enable active drivers (shown as "Q" in the Truth Table above).
- 5. All input combinations shown above are tested and supported. Input combinations shown in gray boxes need not be used to accomplish basic synchronous or synchronous burst operations and may be avoided for simplicity.

6. Tying ADSP high and ADSC low allows simple non-burst synchronous operations. See **BOLD** items above.

7. Tying ADSP high and ADV low while using ADSC to load new addresses allows simple burst operations. See *ITALIC* items above.




# Simplified State Diagram



- 1. The diagram shows only supported (tested) synchronous state transitions. The diagram presumes  $\overline{G}$  is tied low.
- 2. The upper portion of the diagram assumes active use of only the Enable (E1, E2, and E3) and Write (BA, BB, BC, BD, BW, and GW) control inputs, and that ADSP is tied high and ADSC is tied low.
- 3. The upper and lower portions of the diagram together assume active use of only the Enable, Write, and ADSC control inputs, and assumes ADSP is tied high and ADV is tied low.



# Simplified State Diagram with $\overline{\mathsf{G}}$



- 1. The diagram shows supported (tested) synchronous state transitions plus supported transitions that depend upon the use of  $\overline{G}$ .
- 2. Use of "Dummy Reads" (Read Cycles with G High) may be used to make the transition from Read cycles to Write cycles without passing through a Deselect cycle. Dummy Read cycles increment the address counter just like normal read cycles.
- 3. Transitions shown in gray tone assume G has been pulsed high long enough to turn the RAM's drivers off and for incoming data to meet Data Input Set Up Time.



# Absolute Maximum Ratings

(All voltages reference to  $V_{SS})$ 

Symbol	Description	Value	Unit
V <sub>DD</sub>	Voltage on V <sub>DD</sub> Pins	-0.5 to 4.6	V
V <sub>DDQ</sub>	Voltage on V <sub>DDQ</sub> Pins	-0.5 to V <sub>DD</sub>	V
V <sub>I/O</sub>	Voltage on I/O Pins	$-0.5$ to V <sub>DD</sub> +0.5 ( $\leq$ 4.6 V max.)	V
V <sub>IN</sub>	Voltage on Other Input Pins	-0.5 to $V_{DD}$ +0.5 (≤ 4.6 V max.)	V
I <sub>IN</sub>	Input Current on Any Pin	+/20	mA
I <sub>OUT</sub>	Output Current on Any I/O Pin	+/20	mA
PD	Package Power Dissipation	1.5	W
T <sub>STG</sub>	Storage Temperature	-55 to 125	оС
T <sub>BIAS</sub>	Temperature Under Bias	-55 to 125	OC

### Notes:

Permanent damage to the device may occur if the Absolute Maximum Ratings are exceeded. Operation should be restricted to Recommended Operating Conditions. Exposure to conditions exceeding the Absolute Maximum Ratings, for an extended period of time, may affect reliability of this component.

# Power Supply Voltage Ranges

Parameter	Symbol	Min.	Тур.	Max.	Unit
1.8 V Supply Voltage	V <sub>DD1</sub>	1.7	1.8	2.0	V
2.5 V Supply Voltage	V <sub>DD2</sub>	2.3	2.5	2.7	V
1.8 V V <sub>DDQ</sub> I/O Supply Voltage	V <sub>DDQ1</sub>	1.7	1.8	2.0	V
2.5 V V <sub>DDQ</sub> I/O Supply Voltage	V <sub>DDQ2</sub>	2.3	2.5	2.7	V

# Logic Levels

Parameter	Symbol	Min.	Тур.	Max.	Unit
V <sub>DD</sub> Input High Voltage	V <sub>IH</sub>	0.6*V <sub>DD</sub>	_	V <sub>DD</sub> + 0.3	V
V <sub>DD</sub> Input Low Voltage	V <sub>IL</sub>	-0.3	_	0.3*V <sub>DD</sub>	V
V <sub>DDQ</sub> Input High Voltage	V <sub>IHQ</sub>	0.6*V <sub>DD</sub>	_	V <sub>DDQ</sub> + 0.3	V
V <sub>DDQ</sub> Input Low Voltage	V <sub>ILQ</sub>	-0.3	_	0.3*V <sub>DD</sub>	V

Note:

 $V_{IHQ}$  (max) is voltage on  $V_{DDQ}$  pins plus 0.3 V.



## **Recommended Operating Temperatures**

Parameter	Symbol	Min.	Тур.	Max.	Unit
Ambient Temperature (Industrial Range Versions)*	T <sub>A</sub>	-40	25	85	°C

Note:

The part numbers of Industrial Temperature Range versions end with the character "I". Unless otherwise noted, all performance specifications quoted are evaluated for worst case in the temperature range marked on the device.

## Thermal Impedance


Package	Test PCB Substrate	θ JA (C°/W) Airflow = 0 m/s	θ JA (C°/W) Airflow = 1 m/s	θ JA (C°/W) Airflow = 2 m/s	θ JB (C°/W)	θ JC (C°/W)
100 TQFP	4-layer	38.7	33.5	31.9	27.6	10.6

### Notes:

1. Thermal Impedance data is based on a number of of samples from mulitple lots and should be viewed as a typical number.


2. Please refer to JEDEC standard JESD51-6.

3. The characteristics of the test fixture PCB influence reported thermal characteristics of the device. Be advised that a good thermal path to the PCB can result in cooling or heating of the RAM depending on PCB temperature.



## Undershoot Measurement and Timing

## **Overshoot Measurement and Timing**



## Note:

Input Under/overshoot voltage must be -2 V > Vi < V<sub>DDn</sub>+2 V not to exceed 4.6 V maximum, with a pulse width not to exceed 20% tKC.

## Capacitance

 $(T_A = 25^{\circ}C, f = 1 \text{ MHz}, V_{DD} = 2.5 \text{ V})$ 

Parameter	Symbol	Test conditions	Тур.	Max.	Unit
Input Capacitance	C <sub>IN</sub>	V <sub>IN</sub> = 0 V	8	10	pF
Input/Output Capacitance	C <sub>I/O</sub>	V <sub>OUT</sub> = 0 V	12	14	pF


#### Note:

These parameters are sample tested.



# **AC Test Conditions**

Parameter	Conditions		
Input high level	V <sub>DD</sub> – 0.2 V		
Input low level	0.2 V		
Input slew rate	1 V/ns		
Input reference level	V <sub>DD</sub> /2		
Output reference level	V <sub>DDQ</sub> /2		
Output load	Fig. 1		



Notes:

1. Include scope and jig capacitance.

2. Test conditions as specified with output loading as shown in Fig. 1 unless otherwise noted.

3. Device is deselected as defined by the Truth Table.

# **DC Electrical Characteristics**

Parameter	Symbol	Test Conditions	Min	Мах
Input Leakage Current (except mode pins)	I <sub>IL</sub>	$V_{IN} = 0$ to $V_{DD}$	—1 uA	1 uA
FT Input Current	I <sub>IN</sub>	$V_{DD} \ge V_{IN} \ge 0 V$	—100 uA	100 uA
Output Leakage Current	I <sub>OL</sub>	Output Disable, $V_{OUT} = 0$ to $V_{DD}$	—1 uA	1 uA
1.8 V Output High Voltage	V <sub>OH1</sub>	$I_{OH} = -4 \text{ mA}, V_{DDQ} = 1.7 \text{ V}$	V <sub>DDQ</sub> – 0.4 V	_
2.5 V Output High Voltage	V <sub>OH2</sub>	$I_{OH} = -8 \text{ mA}, V_{DDQ} = 2.375 \text{ V}$	1.7 V	_
1.8 V Output Low Voltage	V <sub>OL1</sub>	I <sub>OL</sub> = 4 mA	_	0.4 V
2.5 V Output Low Voltage	V <sub>OL2</sub>	I <sub>OL</sub> = 8 mA	_	0.4 V




# **Operating Currents**

					-2501	-2001	
Parameter	Test Conditions	Mode		Symbol	–40 to 85°C	-40 to 85°C	Unit
Operating Current	Device Selected; All other inputs ≥V <sub>IH</sub> or ≤ V <sub>IL</sub> Output open	(x36)	Pipeline	I <sub>DD</sub> I <sub>DDQ</sub>	215 30	190 25	mA
Standby Current	$ZZ \ge V_{DD} - 0.2 V$	_	Pipeline	I <sub>SB</sub>	45	45	mA
Deselect Current	Device Deselected; All other inputs $\ge V_{IH} \text{ or } \le V_{IL}$	_	Pipeline	I <sub>DD</sub>	85	85	mA

## Notes:

1.  $I_{DD}$  and  $I_{DDQ}$  apply to any combination of  $V_{DD1}$ ,  $V_{DD2}$ ,  $V_{DDQ1}$ , and  $V_{DDQ2}$  operation.

2. All parameters listed are worst case scenario.






# **AC Electrical Characteristics**

	Parameter	Cumbol	-2501		-2001		Unit	
	Parameter	Symbol	Min	Max	Min	Max	UTIIL	
	Clock Cycle Time	tKC	4.0	_	5.0	_	ns	
	Clock to Output Valid	tKQ	_	2.5	_	2.5	ns	
	Clock to Output Invalid	tKQX	1.0	_	1.0	_	ns	
Dissilian	Clock to Output in Low-Z	tLZ <sup>1</sup>	1.0	_	1.0	_	ns	
Pipeline –	Setup time	tS	1.2	_	1.4	_	ns	
	Hold time	tH	0.2	_	0.4	_	ns	
	G to Output Valid	tOE	_	2.3	_	2.5	ns	
	$\overline{G}$ to output in High-Z	tOHZ <sup>1</sup>	_	2.3	_	2.5	ns	
	Clock HIGH Time	tKH	1.3	_	1.3	_	ns	
	Clock LOW Time	tKL	1.7	_	1.7	_	ns	
	Clock to Output in High-Z tHZ <sup>1</sup>	tHZ <sup>1</sup>	1.0	2.3	1.0	2.5	ns	
	$\overline{G}$ to output in Low-Z	tOLZ <sup>1</sup>	0	_	0	_	ns	
	ZZ setup time	tZZS <sup>2</sup>	5		5		ns	
	ZZ hold time	tZZH <sup>2</sup>	1		1	_	ns	
	ZZ recovery	tZZR	20		20	_	ns	

- 1. These parameters are sampled and are not 100% tested.
- 2. ZZ is an asynchronous signal. However, in order to be recognized on any given clock cycle, ZZ must meet the specified setup and hold times as specified above.




# GS88037CT-xxxIV



## Sleep Mode

During normal operation, ZZ must be pulled low, either by the user or by its internal pull down resistor. When ZZ is pulled high, the SRAM will enter a Power Sleep mode after 2 cycles. At this time, internal state of the SRAM is preserved. When ZZ returns to low, the SRAM operates normally after ZZ recovery time.

Sleep mode is a low current, power-down mode in which the device is deselected and current is reduced to  $I_{SB}2$ . The duration of Sleep mode is dictated by the length of time the ZZ is in a High state. After entering Sleep mode, all inputs except ZZ become disabled and all outputs go to High-Z The ZZ pin is an asynchronous, active high input that causes the device to enter Sleep mode. When the ZZ pin is driven high,  $I_{SB}2$  is guaranteed after the time tZZI is met. Because ZZ is an asynchronous input, pending operations or operations in progress may not be properly completed if ZZ is asserted. Therefore, Sleep mode must not be initiated until valid pending operations are completed. Similarly, when exiting Sleep mode during tZZR, only a Deselect or Read commands may be applied while the SRAM is recovering from Sleep mode.



Sleep Mode Timing Diagram

# **Application Tips**


## Single and Dual Cycle Deselect

SCD devices (like this one) force the use of "dummy read cycles" (read cycles that are launched normally but that are ended with the output drivers inactive) in a fully synchronous environment. Dummy read cycles waste performance but their use usually assures there will be no bus contention in transitions from reads to writes or between banks of RAMs. DCD SRAMs do not waste bandwidth on dummy cycles and are logically simpler to manage in a multiple bank application (wait states need not be inserted at bank address boundary crossings) but greater care must be exercised to avoid excessive bus contention.



# TQFP Package Drawing (Package T)

Symbol	Description	Min.	Nom.	Мах	
A1	Standoff	0.05	0.10	0.15	
A2	Body Thickness	1.35	1.40	1.45	
b	Lead Width	0.20	0.30	0.40	
С	Lead Thickness	0.09		0.20	
D	Terminal Dimension	21.9	22.0	22.1	
D1	Package Body	19.9	20.0	20.1	
E	Terminal Dimension	15.9	16.0	16.1	
E1	Package Body	13.9	14.0	14.1	
е	Lead Pitch		0.65	_	
L	Foot Length	0.45	0.60	0.75	
L1	Lead Length	—	1.00	—	
Y	Coplanarity			0.10	
θ	Lead Angle	0°		7°	



- 1. All dimensions are in millimeters (mm).
- 2. Package width and length do not include mold protrusion.



Org	Part Number <sup>1</sup>	Туре	Voltage Option	Package	Speed (MHz)	T <sub>A</sub> <sup>2</sup>
256K x 36	GS88037CT-250IV	Pipeline	1.8 V or 2.5 V	TQFP	250	I
256K x 36	GS88037CT-200IV	Pipeline	1.8 V or 2.5 V	TQFP	200	Ι
256K x 36	GS88037CGT-250IV	Pipeline	1.8 V or 2.5 V	RoHS-compliant TQFP	250	I
256K x 36	GS88037CGT-200IV	Pipeline	1.8 V or 2.5 V	RoHS-compliant TQFP	200	I


# Ordering Information for GSI Synchronous Burst RAMs

## Notes:

1. Customers requiring delivery in Tape and Reel should add the character "T" to the end of the part number. Example: GS88037CT-200IT.

2.  $T_A = I = Industrial Temperature Range.$ 

3. GSI offers other versions this type of device in many different configurations and with a variety of different features, only some of which are covered in this data sheet. See the GSI Technology web site (<u>www.gsitechnology.com</u>) for a complete listing of current offerings.





# 9Mb Sync SRAM Datasheet Revision History

File Name	Types of Changes Format or Content	Revision
880V37C_r1		Creation of new datasheet
880V37C_r1_01	Content	Update to MP datasheet
880370, V r1 02		<ul><li>Updated Absolute Maximum Ratings</li><li>Deleted conditional text</li></ul>
88037C_V_r1_03 Content		<ul><li>Updated Absolute Maximum Ratings</li><li>Added thermal information</li></ul>
88037C_V_r1_04_Ind	Content	<ul><li>Updated Absolute Maximum Ratings</li><li>Removed all Comm Temp references</li></ul>