CEL California Eastern Laboratories

Evaluation Board Document

μPC8233TK-EV24-A

Evaluation Board

- Circuit Description
- Typical performance data
- Power gain and isolation plots
- Input and output return loss plots
- Circuit schematic and assembly drawing

Circuit Description

The uPC8233TK-EV24-A evaluation circuit board provides a quick and convenient means of evaluating the performance of NEC's MMIC low noise amplifier, uPC8233TK-A at frequency range of 2.4-2.5GHz. The circuit board is RoHS compliant.

Matching Circuits

The circuit schematic and assembly drawing are shown on the last two pages.

The output matching is mainly through L3 and C3. Two small sections of transmission line between L3 and the device, U1 and between L3 and C3 are also part of matching network. Their characteristic impedance is 500hm and electrical lengths are about 8° and 5° respectively.

The input matching consists of L1 and C2, and C1 is used for DC block. For applications where noise figure is critically important, a high Q inductor, such as wire-wound type, is recommended over regular chip inductor for L1. Using high Q inductors can improve the noise figure by about 0.05dB. The values of L1 and C2 used on this evaluation circuit are chosen for a reasonable balance between input return loss and noise figure. A further trade-off can be made between these two parameters by adjusting the values of L1 and/or C2.

PCB Material

The PCB is FR4 four layer board. The top and bottom dielectric layers are 8mil thick. The total board thickness is 62mil. The dielectric constant is 4.3.

Typical Performance Data

Test Conditions: f=2.4GHz; Vcc=Vps=1.8V

Noise Figure: 1.25dB (direct measurement on board, no subtraction of board loss)

Gain: 16dB

Input return loss: -12dB

Output return loss: -12dB

IP1dB: -20dBm

IIP3: -10dBm

Power Gain and Isolation Plots



Input and Output Return Loss Plots



										<u> </u>		I
1 N/A OTY PART NUMBER OR IDENTIFYING NO.	2 142-0711-821 1 CL-101738		1 UPC8233TK	1 GRM1555C1H560JZ01D	1 GRM1555C1H1R0C7010		_		1 LQW15AN4N7B00	1 LQG15HS18NJ02	1 LOGISHS6NBJ02	
PCB NOMENCLATURE OR DESCRIPTION	J1,J2 DRAWING	P1,P2,P3	Ę	C1 k	3 8	C3 (14,)LJ		R ₩	! [L 2	<u>ω</u>	C1 56pF 4.7nH 1000pF ↓ 1.0pF ↓ 1.0pF
	SMA FEM. E.F. JUHNSUN COMPONENT LAYOUT DRAVING	PIN HEADER 3M	IC NEC	0402 56pF CAP MURATA	0402 1.00F CAP MIRATA	0402 1000pr CHF MURATA	0402 LOUR CAP MURATA	0402 360 LIHMS RES KUA	0402 4.7nH IND MURATA WIREWOUND	0402 18nH IND MURATA	0402 6.8nH IND MURATA	H H H H H H H H H H H H H H H H H H H
1 Project Engineer: ITEM Quality Control:	2 Checked by:	A BMU					0 5	5 =	12	13	14	18nH 18nH R1 C4 C4 C4 C4 C4 C4 C4 C4 C4 C4
SZE FSCM NO. C AD-101962 SOME SCALE RELEASE DATE RELDATE SHEET SHINO OF NOSH		SCHEMATIC_BOM	UPC8233TK-EV24-A		CHLIC CALIFORNIA EASTERN LABS							$\frac{1}{1000} + \frac{1}{1000} + 1$

