

# PCA8561

## Automotive 18 × 4 LCD segment driver

Rev. 4 — 27 March 2015

Product data sheet

### 1. General description

---

PCA8561 is an ultra low-power LCD segment driver with 4 backplane- and 18 segment-driver outputs, with either an I<sup>2</sup>C- or an SPI-bus interface. It comprises an internal oscillator, bias generation, instruction decoding, and display controller.

For a selection of NXP LCD segment drivers, see [Table 24 on page 45](#).

### 2. Features and benefits

---

- AEC-Q100 grade 2 (up to 105 °C) compliant for automotive applications
- Single chip LCD controller and driver
- Selectable backplane drive configuration: static, 2, 3, or 4 backplane multiplexing
- Selectable display bias configuration: static, 1/2, or 1/3
- Internal LCD bias generation with buffers
- 18 segment drives:
  - ◆ Up to 9 7-segment numeric characters
  - ◆ Up to 4 14-segment alphanumeric characters
  - ◆ Any graphics of up to 72 segments/elements
- Auto-incrementing display data and instruction loading
- Versatile blinking modes
- Independent supplies of V<sub>LCD</sub> and V<sub>DD</sub>
- Power supply ranges:
  - ◆ 1.8 V to 5.5 V for V<sub>LCD</sub>
  - ◆ 1.8 V to 5.5 V for V<sub>DD</sub>
- Ultra low-power consumption
- 400 kHz I<sup>2</sup>C-bus interface (PCA8561AHN)
- 5 MHz SPI-bus interface (PCA8561BHN)
- Internally generated or externally supplied clock signal
- Tiny package: HVQFN32, 5 mm × 5 mm

### 3. Applications

---

- Small displays integrated
  - ◆ in a car instrument cluster
  - ◆ in a control knob
- Battery operated applications
- Healthcare devices



## 4. Ordering information

Table 1. Ordering information

Type number	Package		
	Name	Description	Version
PCA8561AHN	HVQFN32	plastic thermal enhanced very thin quad flat package; no leads;32 terminals; body 5 x 5 × 0.85 mm	SOT617-3
PCA8561BHN	HVQFN32	plastic thermal enhanced very thin quad flat package; no leads;32 terminals; body 5 x 5 × 0.85 mm	SOT617-3

### 4.1 Ordering options

Table 2. Ordering options

Product type number	Orderable part number	Sales item (12NC)	Interface type	Delivery form	IC revision
PCA8561AHN/A	PCA8561AHN/AY	935304072518	I <sup>2</sup> C-bus	tape and reel, 13 inch, dry pack	1
PCA8561BHN/A	PCA8561BHN/AY	935305329518	SPI-bus	tape and reel, 13 inch, dry pack	1

## 5. Marking

Table 3. Marking codes

Type number	Marking code
PCA8561AHN/A	8561A
PCA8561BHN/A	8561B

## 6. Block diagram




Fig 1. Block diagram of PCA8561A





Fig 2. Block diagram of PCA8561B


## 7. Pinning information

### 7.1 Pinning



For mechanical details, see [Figure 30](#).

**Fig 3. Pin configuration of PCA8561AHN (HVQFN32)**



For mechanical details, see [Figure 30](#).

**Fig 4. Pin configuration of PCA8561BHN (HVQFN32)**

## 7.2 Pin description

**Table 4. Pin description**

Input or input/output pins must always be at a defined level ( $V_{SS}$  or  $V_{DD}$ ) unless otherwise specified.

Pin	Symbol	Type	Description
1	COM3	output	LCD backplane output
2	VLCD	supply	LCD supply voltage
3	VDD	supply	supply voltage
4	VSS <sup>[1]</sup>	supply	ground supply
5	$\overline{RST}$	input	reset input, active LOW
7	CLK	input/output	internal oscillator output, external oscillator input <ul style="list-style-type: none"> <li>• must be left open if unused</li> </ul>
8	SCL	input	serial clock input
10	PORE <sup>[2]</sup>	input	Power-On Reset (POR) enable <ul style="list-style-type: none"> <li>• connect to <math>V_{DD}</math> for enabling POR</li> <li>• connect to <math>V_{SS}</math> (or leave open) for disabling POR</li> </ul>
12 to 29	SEG0 to SEG17	output	LCD segment outputs
30 to 32	COM0 to COM2	output	LCD backplane outputs

### Pin layout depending on product and bus type

	PCA8561AHN (I <sup>2</sup> C-bus)	PCA8561BHN (SPI-bus)		
6	A0 <sup>[2]</sup>	-	input	hardware device address selection; <ul style="list-style-type: none"> <li>• connect to <math>V_{SS}</math> (or leave open) for logic 0</li> <li>• connect to <math>V_{DD}</math> for logic 1</li> </ul>
	-	SDIO	input/output	serial data input/output
9	SDA	-	output	serial data output
	-	$\overline{CE}$	input	chip enable input, active LOW
11	A1 <sup>[2]</sup>	-	input	hardware device address selection; <ul style="list-style-type: none"> <li>• connect to <math>V_{SS}</math> (or leave open) for logic 0</li> <li>• connect to <math>V_{DD}</math> for logic 1</li> </ul>
	-	n.c.	-	not connected

[1] The die paddle (exposed pad) is connected to  $V_{SS}$  and should be electrically isolated.

[2] A series resistance between  $V_{DD}$  and the pin must not exceed 1 k $\Omega$  to ensure proper functionality, see [Section 16.3](#).

## 8. Functional description

### 8.1 Registers of the PCA8561

The registers of the PCA8561 are arranged in bytes with 8 bit, addressed by an address pointer. [Table 5](#) depicts the layout.

**Table 5. Registers of the PCA8561**

Bits labeled as 0 must always be written with logic 0; bits labeled as - are ignored by the device.

Register name	Address	Bits								Reference
		AP[4:0]	7	6	5	4	3	2	1	
<b>Command registers</b>										
Software_reset	00h	SR[7:0]								<a href="#">Table 9</a>
Device_ctrl	01h	0	0	0	FF[2:0]			OSC	COE	<a href="#">Table 6</a>
Display_ctrl_1	02h	0	0	0	BOOST	MUX[1:0]		B	DE	<a href="#">Table 7</a>
Display_ctrl_2	03h	0	0	0	0	0	BL[1:0]		INV	<a href="#">Table 8</a>
<b>Display data registers<sup>[1]</sup></b>										
COM0	04h	SEG7	SEG6	SEG5	SEG4	SEG3	SEG2	SEG1	SEG0	<a href="#">Table 10</a>
	05h	SEG15	SEG14	SEG13	SEG12	SEG11	SEG10	SEG9	SEG8	
	06h	-	-	-	-	-	-	SEG17	SEG16	
COM1	07h	SEG7	SEG6	SEG5	SEG4	SEG3	SEG2	SEG1	SEG0	
	08h	SEG15	SEG14	SEG13	SEG12	SEG11	SEG10	SEG9	SEG8	
	09h	-	-	-	-	-	-	SEG17	SEG16	
COM2	0Ah	SEG7	SEG6	SEG5	SEG4	SEG3	SEG2	SEG1	SEG0	
	0Bh	SEG15	SEG14	SEG13	SEG12	SEG11	SEG10	SEG9	SEG8	
	0Ch	-	-	-	-	-	-	SEG17	SEG16	
COM3	0Dh	SEG7	SEG6	SEG5	SEG4	SEG3	SEG2	SEG1	SEG0	
	0Eh	SEG15	SEG14	SEG13	SEG12	SEG11	SEG10	SEG9	SEG8	
	0Fh	-	-	-	-	-	-	SEG17	SEG16	

[1] See [Table 10](#).

For writing to the registers, send the address byte first, then write the data to the register (see [Section 11.1.4](#) and [Section 11.2.1](#)). The address byte works as an address pointer. For the succeeding registers, the address pointer is automatically incremented by 1 (see [Figure 5](#)) and all following data are written into these register addresses. After address 10h, the auto-incrementing will stop and data are ignored.




Fig 5. Address counter incrementing

## 8.2 Command registers of the PCA8561

### 8.2.1 Command: Device\_ctrl

The Device\_ctrl command sets the device into a defined state. It should be executed before enabling the display (see bit DE in [Table 7](#)).

Table 6. Device\_ctrl - device control command register (address 01h) bit description

Bit	Symbol	Value	Description
7 to 5	-	000	default value
4 to 2	FF[2:0]	<b>frame frequency selection</b>	
		000	f <sub>fr</sub> = 32 Hz
		001 <sup>[1]</sup>	f <sub>fr</sub> = 64 Hz
		010	f <sub>fr</sub> = 96 Hz
		011	f <sub>fr</sub> = 128 Hz
		100	f <sub>fr</sub> = 160 Hz
		101	f <sub>fr</sub> = 192 Hz
		110	f <sub>fr</sub> = 224 Hz
111	f <sub>fr</sub> = 256 Hz		
1	OSC	<b>internal oscillator control</b>	
		0 <sup>[1]</sup>	enabled
		1	disabled
0	COE	<b>clock output enable</b>	
		0 <sup>[1]</sup>	clock signal not available on pin CLK; pin CLK is in 3-state
		1	clock signal available on pin CLK

[1] Default value.

#### 8.2.1.1 Internal oscillator and clock output

Bit OSC enables or disables the internal oscillator. When the internal oscillator is used, bit COE allows making the clock signal available on pin CLK. If this is not intended, pin CLK should be left open. The design ensures that the duty cycle of the clock output is 50 : 50 (% HIGH-level time : % LOW-level time).

In applications where an external clock has to be applied to the PCA8561, bit OSC must be set logic 1 and COE logic 0. In this case pin CLK becomes an input.

In power-down mode (see [Section 8.3.1](#))

- if pin CLK is configured as an output, there is no signal on CLK
- if pin CLK is configured as an input, the signal on CLK can be removed.

**Remark:** A clock signal must always be supplied to the device if the display is enabled (see bit DE in [Table 7 on page 8](#)). Removing the clock may freeze the LCD in a DC state, which is not suitable for the liquid crystal.

### 8.2.2 Command: Display\_ctrl\_1

The Display\_ctrl\_1 command allows configuring the basic display set-up.

**Table 7. Display\_ctrl\_1 - display control command 1 register (address 02h) bit description**

Bit	Symbol	Value	Description
7 to 5	-	000	default value
4	BOOST	<b>large display mode support</b>	
		0 <sup>[1]</sup>	standard power drive scheme
		1	enhanced power drive scheme for higher display loads
3 to 2	MUX[1:0]	<b>multiplex drive mode selection</b>	
		00 <sup>[1]</sup>	1:4 multiplex drive mode; COM0 to COM3 (n <sub>MUX</sub> = 4)
		01	1:3 multiplex drive mode; COM0 to COM2 (n <sub>MUX</sub> = 3)
		10	1:2 multiplex drive mode; COM0 and COM1 (n <sub>MUX</sub> = 2)
		11	static drive mode; COM0 (n <sub>MUX</sub> = 1)
1	B <sup>[2]</sup>	<b>bias mode selection</b>	
		0 <sup>[1]</sup>	1/3 bias (a <sub>bias</sub> = 2)
		1	1/2 bias (a <sub>bias</sub> = 1)
0	DE	<b>display enable<sup>[3]</sup></b>	
		0 <sup>[1]</sup>	display disabled; device is in power-down mode
		1	display enabled; device is in power-on mode

[1] Default value.

[2] Not applicable for static drive mode.

[3] See [Section 8.3.1](#).

#### 8.2.2.1 Enhanced power drive mode

By setting the BOOST bit to logic 1, the driving capability of the display signals is increased to cope with large displays with a higher effective capacitance. Setting this bit increases the current consumption on V<sub>LCD</sub>.

#### 8.2.2.2 Multiplex drive mode

MUX[1:0] sets the multiplex driving scheme and the associated backplane drive signals, which are active. For further details, see [Section 9.2 on page 15](#).



8.2.3 Command: Display\_ctrl\_2

Table 8. Display\_ctrl\_2 - display control command 2 register (address 03h) bit description

Bit	Symbol	Value	Description
7 to 3	-	00000	default value
2 to 1	BL[1:0]	<b>blink control</b>	
		00 <sup>[1]</sup>	blinking off
		01	blinking on, $f_{blink} = 0.5$ Hz
		10	blinking on, $f_{blink} = 1$ Hz
		11	blinking on, $f_{blink} = 2$ Hz
0	INV	<b>inversion mode selection</b>	
		0 <sup>[1]</sup>	line inversion (driving scheme A)
		1	frame inversion (driving scheme B)

[1] Default value.

8.2.3.1 Blinking

The whole display blinks at frequencies selected by the blink control bits BL[1:0], see [Table 8](#). The blink frequencies are derived from the clock frequency. During the blank-out phase of the blinking period, the display is turned off.

If an external clock with frequency  $f_{clk(ext)}$  is used, the blinking frequency is determined by [Equation 1](#). For notation, see [Section 9.2](#).

$$f_{blink(eff)} = \frac{2 \times n_{MUX} \times f_{fr} \times f_{blink}}{f_{clk(ext)}} \tag{1}$$

8.2.3.2 Line inversion (driving scheme A) and frame inversion (driving scheme B)

The waveforms used to drive LCD inherently produce a DC voltage across the display cell. The PCA8561 compensates for the DC voltage by inverting the waveforms on alternate frames or alternate lines. The choice of compensation method is determined with the INV bit.

### 8.3 Starting and resetting the PCA8561

If the internal Power-On Reset (POR) is enabled by connecting pin PORE to  $V_{DD}$ , the chip resets automatically when  $V_{DD}$  rises above the minimum supply voltage. No further action is required.

If the internal POR is disabled by connecting pin PORE to  $V_{SS}$ , the chip must be reset by driving the  $\overline{RST}$  pin to logic 0 for at least 10  $\mu\text{s}$ , see [Figure 6](#).




Fig 6. Reset pulse timing

Alternatively a software reset can be applied (see [Section 8.3.4](#)).

Following a reset, the register 00h has to be rewritten with 0h by the next command byte or the address pointer AP[4:0] has to be set to the required address after a new START procedure.

#### 8.3.1 Power-down mode

After a reset, the PCA8561 remains in power-down mode. In power-down mode the oscillator is switched off and there is no output on pin CLK. The register settings remain unchanged and the bus remains active. To enable the PCA8561, bit DE (command Display\_ctrl\_1, see [Table 7 on page 8](#)) must be set to logic 1.

#### 8.3.2 Power-On Reset (POR)

If pin PORE is connected to  $V_{DD}$ , the PCA8561 comprises an internal POR, which puts the device into the following starting conditions:

- All backplane and segment outputs are set to  $V_{SS}$
- The selected drive mode is: 1:4 multiplex with  $\frac{1}{3}$  bias
- Blinking is switched off
- The address pointer is cleared (set to logic 0)
- The display and the internal oscillator are disabled
- The display registers are set to logic 0
- The bus interface is initialized

**Remark:** The internal POR can be disabled by connecting pin PORE to  $V_{SS}$ . In this case, the internal registers are not defined and require a hardware reset according to [Section 8.3.3](#) or a software reset, see [Section 8.3.4](#).

### 8.3.3 Hardware reset: $\overline{RST}$ pin

At power-on the PCA8561 can be reset to the following starting conditions by pulling pin  $\overline{RST}$  low:

- All backplane and segment outputs are set to  $V_{SS}$
- The selected drive mode is: 1:4 multiplex with  $\frac{1}{3}$  bias
- Blinking is switched off
- The bus interface is initialized
- The address pointer is cleared (set to logic 0)
- The display and the internal oscillator are disabled
- The display registers are set to logic 0

**Remark:** The hardware reset overrides the POR see [Section 8.3.2](#).

### 8.3.4 Command: Software\_reset

The internal registers including the display registers and the address pointer (set to logic 0) of the device are reset by the Software\_reset command.

**Table 9. Software\_reset - software reset command register (address 00h) bit description**  
*This register can only be written but not read.*

Bit	Symbol	Value	Description
7 to 0	SR[7:0]	<b>software reset</b>	
		00000000 <sup>[1]</sup>	no reset
		00101100	software reset

[1] Default value.

## 8.4 Display data register mapping

The example in [Table 10](#) and [Figure 7](#) illustrates the segment and backplane mapping of the display in relation to the display RAM.

For example, in 1:4 multiplex drive mode, the backplanes are served by signals COM0 to COM3 and the segments are driven by signals SEG0 to SEG17. Contents of addresses 04h to 06h are allocated to the first row (COM0) starting with the LSB driving the leftmost element and moving forward to the right with increasing bit position. If a bit is logic 0, the element is off, if it is logic 1 the element is turned on. All register content is LSB to MSB left to right. Addresses 07h to 09h serve COM1 signals, addresses 0Ah to 0Ch serve COM2 signals, and addresses 0Dh to 0Fh serve COM3 signals.

For displays with fewer segments/elements the unused bits are ignored.

Table 10. Register to segment and backplane mapping

Backplanes <sup>[1]</sup>	Segments					
	SEG0 to SEG7		SEG8 to SEG15		SEG16 to SEG17	
	LSB	MSB	LSB	MSB	LSB	MSB
<b>1:4 multiplex drive mode</b>						
COM0	content of 04h		content of 05h		content of 06h <sup>[2]</sup>	
COM1	content of 07h		content of 08h		content of 09h <sup>[2]</sup>	
COM2	content of 0Ah		content of 0Bh		content of 0Ch <sup>[2]</sup>	
COM3	content of 0Dh		content of 0Eh		content of 0Fh <sup>[2]</sup>	
<b>1:3 multiplex drive mode</b>						
COM0	content of 04h		content of 05h		content of 06h <sup>[2]</sup>	
COM1	content of 07h		content of 08h		content of 09h <sup>[2]</sup>	
COM2	content of 0Ah		content of 0Bh		content of 0Ch <sup>[2]</sup>	
<b>1:2 multiplex drive mode</b>						
COM0	content of 04h		content of 05h		content of 06h <sup>[2]</sup>	
COM1	content of 07h		content of 08h		content of 09h <sup>[2]</sup>	
<b>static drive mode</b>						
COM0	content of 04h		content of 05h		content of 06h <sup>[2]</sup>	

[1] See also [Section 9.3.1 on page 23](#).

[2] Bits [7:2] are ignored.




Fig 7. Display RAM organization bitmap for MUX 1:4

## 9. Possible display configurations

The possible display configurations of the PCA8561 depend on the number of active backplane outputs required. A selection of display configurations is shown in [Table 11](#). All of these configurations can be implemented in the typical systems shown in [Figure 9](#) or [Figure 10](#).





Fig 8. Example of displays suitable for PCA8561

Table 11. Selection of possible display configurations


Number of Backplanes	Icons	Digits/Characters		Dot matrix: segments/elements
		7-segment <sup>[1]</sup>	14-segment <sup>[2]</sup>	
4	72	9	4	72 dots (4 × 18)
3	54	6	3	54 dots (3 × 18)
2	36	4	2	36 dots (2 × 18)
1	18	2	1	18 dots (1 × 18)

[1] 7 segment display has 8 segments/elements including the decimal point.

[2] 14 segment display has 16 segments/elements including decimal point and accent dot.



The host microcontroller manages the 2-line I<sup>2</sup>C-bus communication channel with the PCA8561. The internal oscillator is used and the internal POR is disabled in the example (Figure 9). The appropriate biasing voltages for the multiplexed LCD waveforms are generated internally. The only other connections required to complete the system are the reset, the power supplies (V<sub>DD</sub>, V<sub>SS</sub>, and V<sub>LCD</sub>) and the LCD panel chosen for the application.



The host microcontroller manages the 3-line SPI-bus communication channel with the PCA8561. The internal oscillator is enabled and the internal POR is enabled in the example (Figure 10). The appropriate biasing voltages for the multiplexed LCD waveforms are generated internally. The only other connections required to complete the system are reset, the power supplies (V<sub>DD</sub>, V<sub>SS</sub>, and V<sub>LCD</sub>) and the LCD panel chosen for the application.

### 9.1 LCD bias generator

Fractional LCD biasing voltages are obtained from an internal voltage divider of three impedances connected between  $V_{LCD}$  and  $V_{SS}$ . These intermediate levels are tapped off at positions of  $\frac{1}{3}$  and  $\frac{2}{3}$ , or  $\frac{1}{2}$ , depending on the bias mode chosen. To keep current consumption to a minimum, on-chip low-power buffers provide these levels to the display.

### 9.2 LCD voltage selector

The LCD voltage selector coordinates the multiplexing of the LCD in accordance with the selected LCD drive configuration. The operation of the voltage selector is controlled by the Display\_ctrl\_1 command (see [Table 7](#)). The biasing configurations that apply to the preferred modes of operation, together with the biasing characteristics as functions of  $V_{LCD}$  and the resulting discrimination ratios (D) are given in [Table 12](#).

**Table 12. Biasing characteristics**

LCD drive mode	Number of:		LCD bias configuration	$\frac{V_{off(RMS)}}{V_{LCD}}$	$\frac{V_{on(RMS)}}{V_{LCD}}$	$D = \frac{V_{on(RMS)}}{V_{off(RMS)}}$
	Backplanes	Levels				
static	1	2	static	0	1	$\infty$
1:2 multiplex	2	3	$\frac{1}{2}$	0.354	0.791	2.236
1:2 multiplex	2	4	$\frac{1}{3}$	0.333	0.745	2.236
1:3 multiplex	3	4	$\frac{1}{3}$	0.333	0.638	1.915
1:4 multiplex	4	4	$\frac{1}{3}$	0.333	0.577	1.732

A practical value for  $V_{LCD}$  is determined by equating  $V_{off(RMS)}$  with a defined LCD threshold voltage ( $V_{th(off)}$ ), typically when the LCD exhibits approximately 10 % contrast. In the static drive mode, a suitable choice is  $V_{LCD} > 3V_{th(off)}$ .

Multiplex drive modes of 1:3 and 1:4 with  $\frac{1}{2}$  bias are possible but the discrimination and hence the contrast ratios are smaller.

Bias is calculated with [Equation 2](#)

$$\frac{1}{1 + a_{bias}} \tag{2}$$

The values for  $a_{bias}$  are:

$$a_{bias} = 1 \text{ for } \frac{1}{2} \text{ bias}$$

$$a_{bias} = 2 \text{ for } \frac{1}{3} \text{ bias}$$

The RMS on-state voltage ( $V_{on(RMS)}$ ) for the LCD is calculated with [Equation 3](#):

$$V_{on(RMS)} = V_{LCD} \sqrt{\frac{a_{bias}^2 + 2a_{bias} + n_{MUX}}{n_{MUX} \times (1 + a_{bias})^2}} \tag{3}$$

where the values for  $n_{MUX}$  are

- $n_{MUX} = 1$  for static drive mode
- $n_{MUX} = 2$  for 1:2 multiplex drive mode
- $n_{MUX} = 3$  for 1:3 multiplex drive mode
- $n_{MUX} = 4$  for 1:4 multiplex drive mode

The RMS off-state voltage ( $V_{off(RMS)}$ ) for the LCD is calculated with [Equation 4](#):

$$V_{off(RMS)} = V_{LCD} \sqrt{\frac{a_{bias}^2 - 2a_{bias} + n_{MUX}}{n_{MUX} \times (1 + a_{bias})^2}} \quad (4)$$

Discrimination is a term which is defined as the ratio of the on and off RMS voltages ( $V_{on(RMS)}$  to  $V_{off(RMS)}$ ) across a segment. It can be thought of as a measurement of contrast. Discrimination is determined from [Equation 5](#):

$$D = \frac{V_{on(RMS)}}{V_{off(RMS)}} = \sqrt{\frac{a_{bias}^2 + 2a_{bias} + n_{MUX}}{a_{bias}^2 - 2a_{bias} + n_{MUX}}} \quad (5)$$

Using [Equation 5](#), the discrimination for an LCD drive mode of 1:3 multiplex with  $\frac{1}{2}$  bias is  $\sqrt{3} = 1.732$  and the discrimination for an LCD drive mode of 1:4 multiplex with  $\frac{1}{2}$  bias is  $\frac{\sqrt{21}}{3} = 1.528$ .

The advantage of these LCD drive modes is a reduction of the LCD full scale voltage  $V_{LCD}$  as follows:

- 1:3 multiplex ( $\frac{1}{2}$  bias):  $V_{LCD} = \sqrt{6} \times V_{off(RMS)} = 2.449V_{off(RMS)}$
- 1:4 multiplex ( $\frac{1}{2}$  bias):  $V_{LCD} = \left[ \frac{4 \times \sqrt{3}}{3} \right] = 2.309V_{off(RMS)}$

These compare with  $V_{LCD} = 3V_{off(RMS)}$  when  $\frac{1}{3}$  bias is used.

$V_{LCD}$  is sometimes referred as the LCD operating voltage.

### 9.2.1 Electro-optical performance

Suitable values for  $V_{on(RMS)}$  and  $V_{off(RMS)}$  are dependent on the LCD liquid used. The RMS voltage, at which a pixel is switched on or off, determine the transmissibility of the pixel.

For any given liquid, there are two threshold values defined. One point is at 10 % relative transmission (at  $V_{th(off)}$ ) and the other at 90 % relative transmission (at  $V_{th(on)}$ ), see [Figure 11](#). For a good contrast performance, the following rules should be followed:

$$V_{on(RMS)} \geq V_{th(on)} \quad (6)$$

$$V_{off(RMS)} \leq V_{th(off)} \quad (7)$$



$V_{on(RMS)}$  (see Equation 3) and  $V_{off(RMS)}$  (see Equation 5) are properties of the display driver and are affected by the selection of  $a_{bias}$ ,  $n_{MUX}$ , and the  $V_{LCD}$  voltage.

$V_{th(off)}$  and  $V_{th(on)}$  are properties of the LCD liquid and can be provided by the module manufacturer.  $V_{th(off)}$  is sometimes named  $V_{th}$ .  $V_{th(on)}$  is sometimes named saturation voltage  $V_{sat}$ .

It is important to match the module properties to those of the driver in order to achieve optimum performance.




Fig 11. Electro-optical characteristic: relative transmission curve of the liquid

9.2.2 LCD drive mode waveforms

9.2.2.1 Static drive mode

The static LCD drive mode is used when a single backplane is provided in the LCD. The backplane (COMn) and segment (SEGN) drive waveforms for this mode are shown in [Figure 12](#).






Fig 12. Static drive mode waveforms

9.2.2.2 1:2 Multiplex drive mode


When two backplanes are provided in the LCD, the 1:2 multiplex mode applies. The PCA8561 allows the use of 1/2 bias or 1/3 bias in this mode as shown in Figure 13 and Figure 14.





9.2.2.3 1:3 Multiplex drive mode

When three backplanes are provided in the LCD, the 1:3 multiplex drive mode applies, as shown in Figure 15.



9.2.2.4 1:4 Multiplex drive mode

When four backplanes are provided in the LCD, the 1:4 multiplex drive mode applies as shown in Figure 16.




Fig 16. Waveforms for the 1:4 multiplex drive mode with 1/3 bias

## 9.3 Backplane and segment outputs

### 9.3.1 Backplane outputs

The LCD drive section includes four backplane outputs COM0 to COM3, which must be directly connected to the LCD. The backplane output signals are generated in accordance with the selected LCD drive mode. If less than four backplane outputs are required, the unused outputs can be left open-circuit.

- In 1:3 multiplex drive mode, COM3 carries the same signal as COM1, therefore these two outputs can be tied together to give enhanced drive capabilities
- In 1:2 multiplex drive mode, COM0 and COM2, respectively, COM1 and COM3 all carry the same signals and may also be paired to increase the drive capabilities
- In static drive mode, the same signal is carried by all four backplane outputs and they can be connected in parallel for very high drive requirements

### 9.3.2 Segment outputs

The LCD drive section includes 18 segment outputs SEG0 to SEG17, which must be directly connected to the LCD. The segment output signals are generated in accordance with the multiplexed backplane signals and with data residing in the display registers. When less than 18 segment outputs are required, the unused segment outputs must be left open-circuit.

## 10. Power Sequencing

### 10.1 Power-on


To avoid unwanted artifacts on the display,  $V_{LCD}$  must never be asserted before  $V_{DD}$ , it is permitted to assert  $V_{DD}$  and  $V_{LCD}$  at the same time.

### 10.2 Power-off

Before turning the power to the device off, the display must be disabled by setting bit DE to logic 0. To avoid unwanted artifacts on the display,  $V_{LCD}$  must never be connected, while  $V_{DD}$  is switched off. It is permitted to switch off  $V_{DD}$  and  $V_{LCD}$  simultaneously.

### 10.3 Power sequences

[Figure 17](#) depicts the recommended power-up and power-off sequence.





## 11. Bus interfaces

### 11.1 I<sup>2</sup>C-bus interface of the PCA8561A

The I<sup>2</sup>C-bus is for bidirectional, two-line communication between different ICs. The two lines are a Serial Data line (SDA) and a Serial Clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor. Data transfer may be initiated only when the bus is not busy. Both data and clock lines remain HIGH when the bus is not busy. The PCA8561 acts as a slave receiver when being written to and as a slave transmitter when being read from.




Fig 18. I<sup>2</sup>C read and write protocol




Fig 19. I<sup>2</sup>C read and write signaling

#### 11.1.1 Bit transfer

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse, as changes in the data line at this time are interpreted as STOP or START conditions.

### 11.1.2 START and STOP conditions

A HIGH-to-LOW transition of the data line while the clock is HIGH is defined as the START condition - S.

A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the STOP condition - P (see [Figure 19](#)).

### 11.1.3 Acknowledge

Each byte of 8 bits is followed by an acknowledge cycle. An acknowledge is defined as logic 0. A not-acknowledge is defined as logic 1.

When written to, the slave will generate an acknowledge after the reception of each byte. After the acknowledge, another byte may be transmitted. It is also possible to send a STOP or START condition.

When read from, the master receiver must generate an acknowledge after the reception of each byte. When the master receiver no longer requires bytes to be transmitted, it must generate a not-acknowledge. After the not-acknowledge, either a STOP or START condition must be sent.

**Remark:** The PCA8561 omits the not-acknowledge. After the last byte read, the end of transmission is indicated by a STOP or START condition from the master.

A detailed description of the I<sup>2</sup>C-bus specification is given in [Ref. 12 "UM10204"](#).

### 11.1.4 I<sup>2</sup>C interface protocol

The PCA8561 uses the I<sup>2</sup>C interface for data transfer. Interpretation of the data is determined by the interface protocol.

#### 11.1.4.1 Write protocol

After the I<sup>2</sup>C slave address is transmitted, the PCA8561 requires that the register address pointer is defined. It can take the value 00h to 0Fh. Values outside of that range will result in the transfer being ignored, however the slave will still respond with acknowledge pulses.

After the register address has been transmitted, write data is transmitted. The minimum number of data write bytes is 0 and the maximum number is unlimited. After each write, the address pointer increments by one. After address 0Fh, the address pointer stops incrementing at address 10h.

- I<sup>2</sup>C START condition
- I<sup>2</sup>C slave address + write
- start register pointer
- write data
- write data
- :
- write data
- I<sup>2</sup>C STOP condition; an I<sup>2</sup>C RE-START condition is also possible.

11.1.4.2 Read protocol

When reading the PCA8561, reading starts at the current position of the address pointer. The address pointer for read data should first be defined by a write sequence.

- I<sup>2</sup>C START condition
- I<sup>2</sup>C slave address + write
- start address pointer
- I<sup>2</sup>C STOP condition; an I<sup>2</sup>C RE-START condition is also possible.

After setting the address pointer, a read can be executed. After the I<sup>2</sup>C slave address is transmitted, the PCA8561 will immediately output read data. After each read, the address pointer increments by one. After address 0Fh, the address pointer stops incrementing at 10h.

- I<sup>2</sup>C START condition
- I<sup>2</sup>C slave address + read
- read data (master sends acknowledge bit)
- read data (master sends acknowledge bit)
- :

11.1.4.3 I<sup>2</sup>C-bus slave address

Device selection depends on the I<sup>2</sup>C-bus slave address. Four different I<sup>2</sup>C-bus slave addresses can be used to address the PCA8561 (see [Table 13](#)).

Table 13. I<sup>2</sup>C slave address byte

Bit	Slave address							0 LSB
	7 MSB	6	5	4	3	2	1	
	0	1	1	1	0	A1	A0	R/ $\overline{W}$

The least significant bit of the slave address byte is bit R/ $\overline{W}$  (see [Table 14](#)).

Table 14. R/ $\overline{W}$ -bit description

R/ $\overline{W}$	Description
0	write data
1	read data

Bit 1 and bit 2 of the slave address are defined by connecting the input pins A0 and A1 to either V<sub>SS</sub> (logic 0) or V<sub>DD</sub> (logic 1). Therefore, four instances of PCA8561 can be distinguished on the same I<sup>2</sup>C-bus.

11.2 SPI-bus interface of the PCA8561B

Data transfer to the device is made via a 3-line SPI-bus (see Table 15). There is no dedicated output data line. The SPI-bus is initialized whenever the chip enable line pin  $\overline{CE}$  is pulled down.

Table 15. Serial interface

Symbol	Function	Description
$\overline{CE}$	chip enable input <sup>[1]</sup> ; active LOW	when HIGH, the interface is reset
SCL	serial clock input	input may be higher than $V_{DD}$
SDIO	serial data input/output	input data are sampled on the rising edge of SCL, output data are valid after the falling edge of SCL

[1] The chip enable must not be wired permanently LOW.

11.2.1 Data transmission

The chip enable signal is used to identify the transmitted data. Each data transfer is a byte with the Most Significant Bit (MSB) sent first.

The transmission is controlled by the active LOW chip enable signal  $\overline{CE}$ . The first byte transmitted is the register address comprising of the address pointer and the R/W bit.




Fig 20. Data transfer overview

Table 16. Address byte definition

Bit	Symbol	Value	Description
7	R/W	<b>data read or write selection</b>	
		0	write data
		1	read data
6 to 5	-	00	default value
4 to 0	AP[4:0]	<b>pointer to register start address</b>	
		00h to 0Fh	valid range; other addresses are ignored


After the register address byte, the register contents follows with the address pointer being auto-incremented after every eighth bit sent (see Section 8.1 on page 6).

11.2.1.1 Write protocol

After the  $\overline{CE}$  is set LOW, the PCA8561 requires that R/W and the register address pointer is defined. It can take the value 00h to 0Fh. Values outside of that range will result in the transfer being ignored.

After the register address has been transmitted, write data is transmitted. The minimum number of data write bytes is 0 and the maximum number is unlimited. After each write, the address pointer increments by one. After address 0Fh, the address pointer stops incrementing at 10h.

- $\overline{CE}$  set LOW
- $R/\overline{W} = 0$  and register address
- write data
- write data
- :
- write data
- $\overline{CE}$  set HIGH




**Fig 21. SPI-bus write example: writing two data bytes to registers 00h and 01h**

**11.2.1.2 Read protocol**

When reading the PCA8561, reading starts at the defined position of the address pointer. After setting the address pointer, the read can be executed. After each read, the address pointer increments by one. After address 0Fh, the address pointer stops incrementing at 10h.

- $\overline{CE}$  set LOW
- $R/\overline{W} = 1$  and register address
- read data
- read data
- :
- $\overline{CE}$  set HIGH



**Fig 22. SPI-bus read example: reading two data bytes from registers 04h and 05h**

11.3 EMC detection

The PCA8561 is ruggedized against EMC susceptibility; however it is not possible to cover all cases. To detect if a severe EMC event has occurred, it is possible to check the responsiveness of the device by reading its registers.

12. Internal circuitry




Fig 23. Device protection diagram

13. Safety notes

CAUTION



This device is sensitive to ElectroStatic Discharge (ESD). Observe precautions for handling electrostatic sensitive devices. Such precautions are described in the *ANSI/ESD S20.20*, *IEC/ST 61340-5*, *JESD625-A* or equivalent standards.

CAUTION



Static voltages across the liquid crystal display can build up when the LCD supply voltage (V<sub>LCD</sub>) is on while the IC supply voltage (V<sub>DD</sub>) is off, or vice versa. This may cause unwanted display artifacts. To avoid such artifacts, V<sub>LCD</sub> and V<sub>DD</sub> must be applied or removed together.

## 14. Limiting values

**Table 17. Limiting values**

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>DD</sub>	supply voltage		-0.5	+6.5	V
V <sub>LCD</sub>	LCD supply voltage		-0.5	+6.5	V
V <sub>I</sub>	input voltage		-0.5	+6.5	V
V <sub>O</sub>	output voltage		-0.5	+6.5	V
I <sub>I</sub>	input current		-10	+10	mA
I <sub>O</sub>	output current		-10	+10	mA
I <sub>DD</sub>	supply current		-50	+50	mA
I <sub>DD(LCD)</sub>	LCD supply current		-50	+50	mA
I <sub>SS</sub>	ground supply current		-50	+50	mA
P <sub>tot</sub>	total power dissipation		-	100	mW
P <sub>o</sub>	output power		-	100	mW
V <sub>ESD</sub>	electrostatic discharge voltage	HBM [1]			
		on pins SCL, SDA, $\overline{CE}$	-	±2000	V
		on all other pins	-	±3500	V
		CDM [2]	-	±2000	V
I <sub>lu</sub>	latch-up current	[3]	-	200	mA
T <sub>stg</sub>	storage temperature	[4]	-55	+150	°C
T <sub>amb</sub>	ambient temperature	operating device	-40	+105	°C

[1] Pass level; Human Body Model (HBM), according to [Ref. 7 "JESD22-A114"](#).

[2] Pass level; Charged-Device Model (CDM), according to [Ref. 8 "JESD22-C101"](#).

[3] Pass level; latch-up testing according to [Ref. 9 "JESD78"](#) at maximum ambient temperature (T<sub>amb(max)</sub>).

[4] According to the store and transport requirements (see [Ref. 13 "UM10569"](#)) the devices have to be stored at a temperature of +8 °C to +45 °C and a humidity of 25 % to 75 %.

## 15. Characteristics

**Table 18. Electrical characteristics**

$V_{DD} = 1.8\text{ V to }5.5\text{ V}$ ;  $V_{SS} = 0\text{ V}$ ;  $V_{LCD} = 1.8\text{ V to }5.5\text{ V}$ ;  $T_{amb} = -40\text{ °C to }+105\text{ °C}$ ; unless otherwise specified.



Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>Supplies</b>						
$V_{DD}$	supply voltage		1.8	-	5.5	V
$V_{LCD}$	LCD supply voltage		1.8	-	5.5	V
$I_{DD}$	supply current	$f_{fr} = 64\text{ Hz}$ ; no bus activity				
		$V_{DD} = 3.3\text{ V}$ ; $T_{amb} = 25\text{ °C}$	-	0.6	-	$\mu\text{A}$
		$V_{DD} = 5.5\text{ V}$ ; $T_{amb} = 105\text{ °C}$	-	1.8	3.0	$\mu\text{A}$
$I_{DD(LCD)}$	LCD supply current	$f_{fr} = 64\text{ Hz}$ ; no bus activity <a href="#">[1]</a>				
		$V_{LCD} = 5.5\text{ V}$ ; $T_{amb} = 105\text{ °C}$ ; BOOST = 0; no display load	-	3.7	4.7	$\mu\text{A}$
		$V_{LCD} = 3.3\text{ V}$ ; $T_{amb} = 25\text{ °C}$				
		BOOST = 0; no display load	-	2.5	-	$\mu\text{A}$
		BOOST = 0; display enabled; display load $C_L = 0.72\text{ nF}$	-	3.5	-	$\mu\text{A}$
		BOOST = 1; display enabled; display load $C_L = 0.72\text{ nF}$	-	4.5	-	$\mu\text{A}$
$V_{IL}$	LOW-level input voltage		$V_{SS}$	-	$0.3V_{DD}$	V
$V_{IH}$	HIGH-level input voltage		<a href="#">[2]</a> $0.7V_{DD}$	-	$V_{DD}$	V
$I_{OL}$	LOW-level output current	output sink current; $V_{OL} = 0.4\text{ V}$ ; $V_{DD} = 5\text{ V}$				
		on pin CLK	2	-	-	mA
		on pin SDIO	2	-	-	mA
		on pin SDA	3	-	-	mA
$I_{OH}$	HIGH-level output current	output source current; on pins SDIO, CLK; $V_{OH} = 4.6\text{ V}$ ; $V_{DD} = 5\text{ V}$	2	-	-	mA
$I_L$	leakage current	any input pin except for $\overline{\text{RST}}$	-	0	-	nA
		after ESD event	-500	-	+500	nA
$R_{pu(RST\_n)}$	pull-up resistance on pin RST_N		-	100	-	k $\Omega$
<b>LCD outputs (pins SEG0 to SEG17 and COM0 to COM3)</b>						
$\Delta V_o$	output voltage variation	$V_{LCD} = 5\text{ V}$	-100	-	+100	mV
$R_o$	output resistance	$V_{LCD} = 5\text{ V}$ <a href="#">[3]</a>	-	1.5	3	k $\Omega$


[1] For typical values, also see [Figure 24](#) to [Figure 26](#).

[2] I<sup>2</sup>C pins SCL and SDA have no diode to  $V_{DD}$  and may be driven up to 5.5 V.

[3] Outputs measured one at a time.








**Table 19. Frequency characteristics**

$V_{DD} = 1.8\text{ V to }5.5\text{ V}; V_{SS} = 0\text{ V}; V_{LCD} = 1.8\text{ V to }5.5\text{ V}; T_{amb} = -40\text{ °C to }+105\text{ °C};$  unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$f_{fr}$	frame frequency	FF[2:0] = 000	-	32	-	Hz
		FF[2:0] = 001	42	64	86	Hz
		FF[2:0] = 010	-	96	-	Hz
		FF[2:0] = 011	-	128	-	Hz
		FF[2:0] = 100	-	160	-	Hz
		FF[2:0] = 101	-	192	-	Hz
		FF[2:0] = 110	-	224	-	Hz
		FF[2:0] = 111	-	256	-	Hz
$f_{clk(int)}$	internal clock frequency	$f_{fr} = 64\text{ Hz}, n_{MUX} = 4$	[1]	1024	-	Hz
$f_{clk(ext)}$	external clock frequency		[1]	-	4096	Hz
$t_{clk(H)}$	HIGH-level clock time	external clock	60	-	-	$\mu\text{s}$
$t_{clk(L)}$	LOW-level clock time	external clock	60	-	-	$\mu\text{s}$
$t_{w(rst)}$	reset pulse width	on pin $\overline{RST}$	10	-	-	$\mu\text{s}$

[1]  $f_{clk(int)} = 2 \cdot f_{fr} \cdot n_{MUX}$  or  $f_{clk(ext)} = 2 \cdot f_{fr} \cdot n_{MUX}$  respectively (see Table 6 and Table 7).



**Table 20. I<sup>2</sup>C-bus characteristics**

$V_{DD} = 1.8\text{ V to }5.5\text{ V}$ ;  $V_{SS} = 0\text{ V}$ ;  $T_{amb} = -40\text{ °C to }+105\text{ °C}$ ; unless otherwise specified; all timing values are valid within the operating supply voltage and  $T_{amb}$  range and are referenced to  $V_{IL}$  and  $V_{IH}$  with an input voltage swing of  $V_{SS}$  to  $V_{DD}$ .<sup>[1]</sup>

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>Pin SCL</b>						
$f_{SCL}$	SCL clock frequency		-	-	400	kHz
$t_{LOW}$	LOW period of the SCL clock		1.3	-	-	μs
$t_{HIGH}$	HIGH period of the SCL clock		0.6	-	-	μs
<b>Pin SDA</b>						
$t_{SU;DAT}$	data set-up time		100	-	-	ns
$t_{HD;DAT}$	data hold time		0	-	-	ns
<b>Pins SCL and SDA</b>						
$t_{BUF}$	bus free time between a STOP and START condition		1.3	-	-	μs
$t_{SU;STO}$	set-up time for STOP condition		0.6	-	-	μs
$t_{HD;STA}$	hold time (repeated) START condition		0.6	-	-	μs
$t_{SU;STA}$	set-up time for a repeated START condition		0.6	-	-	μs
$t_r$	rise time of both SDA and SCL signals	$f_{SCL} = 400\text{ kHz}$	-	-	0.3	μs
$t_f$	fall time of both SDA and SCL signals		-	-	0.3	μs
$C_b$	capacitive load for each bus line		-	-	400	pF
$t_{w(\text{spike})}$	spike pulse width	on the I <sup>2</sup> C-bus	-	-	50	ns

[1] The I<sup>2</sup>C-bus interface of PCA8561 is 5 V tolerant.




Fig 28. I<sup>2</sup>C-bus timing waveforms

Table 21. SPI-bus characteristics

$V_{DD} = 1.8\text{ V to }5.5\text{ V}$ ;  $V_{SS} = 0\text{ V}$ ;  $T_{amb} = -40\text{ }^{\circ}\text{C to }+105\text{ }^{\circ}\text{C}$ ; unless otherwise specified; all timing values are valid within the operating supply voltage and  $T_{amb}$  range and are referenced to  $V_{IL}$  and  $V_{IH}$  with an input voltage swing of  $V_{SS}$  to  $V_{DD}$ .

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>Pin SCL</b>						
$f_{SCL}$	SCL clock frequency		-	-	5	MHz
$t_{LOW}$	LOW period of the SCL clock		150	-	-	ns
$t_{HIGH}$	HIGH period of the SCL clock		80	-	-	ns
$t_r$	rise time		-	-	100	ns
$t_f$	fall time		-	-	100	ns
<b>Pin CE</b>						
$t_{su(CE\_N)}$	CE_N set-up time		30	-	-	ns
$t_{h(CE\_N)}$	CE_N hold time		10	-	-	ns
$t_{rec(CE\_N)}$	CE_N recovery time		70	-	-	ns
<b>Pin SDIO</b>						
$t_{su}$	set-up time	write data	5	-	-	ns
$t_h$	hold time	write data	50	-	-	ns
$t_{d(R)SDIO}$	SDIO read delay time	$C_L = 50\text{ pF}$	-	-	150	ns
$t_{dis(SDIO)}$	SDIO disable time	no load	-	-	50	ns
$t_t(SDI\text{-}SDO)$	transition time from SDI to SDO	write to read mode	0	-	-	ns




Fig 29. SPI-bus timing waveforms

## 16. Application information

### 16.1 Power-on with a slowly starting power supply

The built-in POR block acts on the rising edge of the  $V_{DD}$  supply voltage. It is designed to react to fast slopes. If the system supply starts slowly, it is recommended to initiate a software reset immediately after power-on.

### 16.2 I<sup>2</sup>C acknowledge after power-on

If the bus does not show an acknowledge at the first access, the command should be sent a second time.

### 16.3 Resistors on I/O pins

The pins A0, A1, and PORE comprise internal, latching pull-down devices, which keep these inputs at a low potential when left open. If an input is supposed to be at logic 0 potential, this pin can be either connected to  $V_{SS}$  or left open.

In case a pin is supposed to be at logic 1 potential, it must be connected to  $V_{DD}$  to avoid any cross-current during power-up. A series resistance between  $V_{DD}$  and the associated pin must not exceed 1 k $\Omega$  to ensure proper functionality.

## 17. Test information

---

### 17.1 Quality information

This product has been qualified in accordance with the Automotive Electronics Council (AEC) standard *Q100 - Failure mechanism based stress test qualification for integrated circuits*, and is suitable for use in automotive applications.

### 18. Package outline

**HVQFN32: plastic thermal enhanced very thin quad flat package; no leads;**  
**32 terminals; body 5 x 5 x 0.85 mm**

SOT617-3




Fig 30. Package outline SOT617-3 (HVQFN32) of PCA8561



## 19. Handling information

---

All input and output pins are protected against ElectroStatic Discharge (ESD) under normal handling. When handling Metal-Oxide Semiconductor (MOS) devices ensure that all normal precautions are taken as described in *JESD625-A*, *IEC 61340-5* or equivalent standards.

## 20. Packing information

---

### 20.1 Tape and reel information

For tape and reel packing information, see [Ref. 11 "SOT617-3\\_518" on page 48](#).

## 21. Soldering of SMD packages

---

This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note *AN10365 "Surface mount reflow soldering description"*.

### 21.1 Introduction to soldering

Soldering is one of the most common methods through which packages are attached to Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both the mechanical and the electrical connection. There is no single soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high densities that come with increased miniaturization.

### 21.2 Wave and reflow soldering

Wave soldering is a joining technology in which the joints are made by solder coming from a standing wave of liquid solder. The wave soldering process is suitable for the following:

- Through-hole components
- Leaded or leadless SMDs, which are glued to the surface of the printed circuit board

Not all SMDs can be wave soldered. Packages with solder balls, and some leadless packages which have solder lands underneath the body, cannot be wave soldered. Also, leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered, due to an increased probability of bridging.

The reflow soldering process involves applying solder paste to a board, followed by component placement and exposure to a temperature profile. Leaded packages, packages with solder balls, and leadless packages are all reflow solderable.

Key characteristics in both wave and reflow soldering are:

- Board specifications, including the board finish, solder masks and vias
- Package footprints, including solder thieves and orientation
- The moisture sensitivity level of the packages

- Package placement
- Inspection and repair
- Lead-free soldering versus SnPb soldering

### 21.3 Wave soldering

Key characteristics in wave soldering are:

- Process issues, such as application of adhesive and flux, clinching of leads, board transport, the solder wave parameters, and the time during which components are exposed to the wave
- Solder bath specifications, including temperature and impurities

### 21.4 Reflow soldering

Key characteristics in reflow soldering are:

- Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to higher minimum peak temperatures (see [Figure 31](#)) than a SnPb process, thus reducing the process window
- Solder paste printing issues including smearing, release, and adjusting the process window for a mix of large and small components on one board
- Reflow temperature profile; this profile includes preheat, reflow (in which the board is heated to the peak temperature) and cooling down. It is imperative that the peak temperature is high enough for the solder to make reliable solder joints (a solder paste characteristic). In addition, the peak temperature must be low enough that the packages and/or boards are not damaged. The peak temperature of the package depends on package thickness and volume and is classified in accordance with [Table 22](#) and [23](#)

**Table 22. SnPb eutectic process (from J-STD-020D)**


Package thickness (mm)	Package reflow temperature (°C)	
	Volume (mm <sup>3</sup> )	
	< 350	≥ 350
< 2.5	235	220
≥ 2.5	220	220

**Table 23. Lead-free process (from J-STD-020D)**

Package thickness (mm)	Package reflow temperature (°C)		
	Volume (mm <sup>3</sup> )		
	< 350	350 to 2000	> 2000
< 1.6	260	260	260
1.6 to 2.5	260	250	245
> 2.5	250	245	245

Moisture sensitivity precautions, as indicated on the packing, must be respected at all times.

Studies have shown that small packages reach higher temperatures during reflow soldering, see [Figure 31](#).



For further information on temperature profiles, refer to Application Note AN10365 “Surface mount reflow soldering description”.

22. Footprint information




Fig 32. Footprint information for reflow soldering of SOT617-3 (HVQFN32) of PCA8561

## 23. Appendix

### 23.1 LCD segment driver selection

Table 24. Selection of LCD segment drivers

Type name	Number of elements at MUX							V <sub>DD</sub> (V)	V <sub>LCD</sub> (V)	f <sub>fr</sub> (Hz)	V <sub>LCD</sub> (V) charge pump	V <sub>LCD</sub> (V) temperature compensat.	T <sub>amb</sub> (°C)	Interface	Package	AEC- Q100
	1:1	1:2	1:3	1:4	1:6	1:8	1:9									
PCA8553DTT	40	80	120	160	-	-	-	1.8 to 5.5	1.8 to 5.5	32 to 256 <sup>[1]</sup>	N	N	-40 to 105	I <sup>2</sup> C / SPI	TSSOP56	Y
PCA8546ATT	-	-	-	176	-	-	-	1.8 to 5.5	2.5 to 9	60 to 300 <sup>[1]</sup>	N	N	-40 to 95	I <sup>2</sup> C	TSSOP56	Y
PCA8546BTT	-	-	-	176	-	-	-	1.8 to 5.5	2.5 to 9	60 to 300 <sup>[1]</sup>	N	N	-40 to 95	SPI	TSSOP56	Y
PCA8547AHT	44	88	-	176	-	-	-	1.8 to 5.5	2.5 to 9	60 to 300 <sup>[1]</sup>	Y	Y	-40 to 95	I <sup>2</sup> C	TQFP64	Y
PCA8547BHT	44	88	-	176	-	-	-	1.8 to 5.5	2.5 to 9	60 to 300 <sup>[1]</sup>	Y	Y	-40 to 95	SPI	TQFP64	Y
PCF85134HL	60	120	180	240	-	-	-	1.8 to 5.5	2.5 to 6.5	82	N	N	-40 to 85	I <sup>2</sup> C	LQFP80	N
PCA85134H	60	120	180	240	-	-	-	1.8 to 5.5	2.5 to 8	82	N	N	-40 to 95	I <sup>2</sup> C	LQFP80	Y
PCA8543AHL	60	120	-	240	-	-	-	2.5 to 5.5	2.5 to 9	60 to 300 <sup>[1]</sup>	Y	Y	-40 to 105	I <sup>2</sup> C	LQFP80	Y
PCF8545ATT	-	-	-	176	252	320	-	1.8 to 5.5	2.5 to 5.5	60 to 300 <sup>[1]</sup>	N	N	-40 to 85	I <sup>2</sup> C	TSSOP56	N
PCF8545BTT	-	-	-	176	252	320	-	1.8 to 5.5	2.5 to 5.5	60 to 300 <sup>[1]</sup>	N	N	-40 to 85	SPI	TSSOP56	N
PCF8536AT	-	-	-	176	252	320	-	1.8 to 5.5	2.5 to 9	60 to 300 <sup>[1]</sup>	N	N	-40 to 85	I <sup>2</sup> C	TSSOP56	N
PCF8536BT	-	-	-	176	252	320	-	1.8 to 5.5	2.5 to 9	60 to 300 <sup>[1]</sup>	N	N	-40 to 85	SPI	TSSOP56	N
PCA8536AT	-	-	-	176	252	320	-	1.8 to 5.5	2.5 to 9	60 to 300 <sup>[1]</sup>	N	N	-40 to 95	I <sup>2</sup> C	TSSOP56	Y
PCA8536BT	-	-	-	176	252	320	-	1.8 to 5.5	2.5 to 9	60 to 300 <sup>[1]</sup>	N	N	-40 to 95	SPI	TSSOP56	Y
PCF8537AH	44	88	-	176	276	352	-	1.8 to 5.5	2.5 to 9	60 to 300 <sup>[1]</sup>	Y	Y	-40 to 85	I <sup>2</sup> C	TQFP64	N
PCF8537BH	44	88	-	176	276	352	-	1.8 to 5.5	2.5 to 9	60 to 300 <sup>[1]</sup>	Y	Y	-40 to 85	SPI	TQFP64	N
PCA8537AH	44	88	-	176	276	352	-	1.8 to 5.5	2.5 to 9	60 to 300 <sup>[1]</sup>	Y	Y	-40 to 95	I <sup>2</sup> C	TQFP64	Y
PCA8537BH	44	88	-	176	276	352	-	1.8 to 5.5	2.5 to 9	60 to 300 <sup>[1]</sup>	Y	Y	-40 to 95	SPI	TQFP64	Y
PCA9620H	60	120	-	240	320	480	-	2.5 to 5.5	2.5 to 9	60 to 300 <sup>[1]</sup>	Y	Y	-40 to 105	I <sup>2</sup> C	LQFP80	Y
PCA9620U	60	120	-	240	320	480	-	2.5 to 5.5	2.5 to 9	60 to 300 <sup>[1]</sup>	Y	Y	-40 to 105	I <sup>2</sup> C	Bare die	Y
PCF8576DU	40	80	120	160	-	-	-	1.8 to 5.5	2.5 to 6.5	77	N	N	-40 to 85	I <sup>2</sup> C	Bare die	N
PCF8576EUG	40	80	120	160	-	-	-	1.8 to 5.5	2.5 to 6.5	77	N	N	-40 to 85	I <sup>2</sup> C	Bare die	N
PCA8576FUG	40	80	120	160	-	-	-	1.8 to 5.5	2.5 to 8	200	N	N	-40 to 105	I <sup>2</sup> C	Bare die	Y
PCF85133U	80	160	240	320	-	-	-	1.8 to 5.5	2.5 to 6.5	82, 110 <sup>[2]</sup>	N	N	-40 to 85	I <sup>2</sup> C	Bare die	N
PCA85133U	80	160	240	320	-	-	-	1.8 to 5.5	2.5 to 8	82, 110 <sup>[2]</sup>	N	N	-40 to 95	I <sup>2</sup> C	Bare die	Y

Table 24. Selection of LCD segment drivers ...continued

Type name	Number of elements at MUX							V <sub>DD</sub> (V)	V <sub>LCD</sub> (V)	f <sub>fr</sub> (Hz)	V <sub>LCD</sub> (V) charge pump	V <sub>LCD</sub> (V) temperature compensat.	T <sub>amb</sub> (°C)	Interface	Package	AEC- Q100
	1:1	1:2	1:3	1:4	1:6	1:8	1:9									
PCA85233UG	80	160	240	320	-	-	-	1.8 to 5.5	2.5 to 8	150, 220 <sup>[2]</sup>	N	N	-40 to 105	I <sup>2</sup> C	Bare die	Y
PCF85132U	160	320	480	640	-	-	-	1.8 to 5.5	1.8 to 8	60 to 90 <sup>[1]</sup>	N	N	-40 to 85	I <sup>2</sup> C	Bare die	N
PCA8530DUG	102	204	-	408	-	-	-	2.5 to 5.5	4 to 12	45 to 300 <sup>[1]</sup>	Y	Y	-40 to 105	I <sup>2</sup> C / SPI	Bare die	Y
PCA85132U	160	320	480	640	-	-	-	1.8 to 5.5	1.8 to 8	60 to 90 <sup>[1]</sup>	N	N	-40 to 95	I <sup>2</sup> C	Bare die	Y
PCA85232U	160	320	480	640	-	-	-	1.8 to 5.5	1.8 to 8	117 to 176 <sup>[1]</sup>	N	N	-40 to 95	I <sup>2</sup> C	Bare die	Y
PCF8538UG	102	204	-	408	612	816	918	2.5 to 5.5	4 to 12	45 to 300 <sup>[1]</sup>	Y	Y	-40 to 85	I <sup>2</sup> C / SPI	Bare die	N
PCA8538UG	102	204	-	408	612	816	918	2.5 to 5.5	4 to 12	45 to 300 <sup>[1]</sup>	Y	Y	-40 to 105	I <sup>2</sup> C / SPI	Bare die	Y

[1] Software programmable.

[2] Hardware selectable.

## 24. Abbreviations

**Table 25. Abbreviations**

Acronym	Description
CDM	Charged-Device Model
DC	Direct Current
EMC	ElectroMagnetic Compatibility
ESD	ElectroStatic Discharge
HBM	Human Body Model
I <sup>2</sup> C	Inter-Integrated Circuit bus
IC	Integrated Circuit
LCD	Liquid Crystal Display
LSB	Least Significant Bit
MSB	Most Significant Bit
MSL	Moisture Sensitivity Level
MUX	Multiplexer
PCB	Printed-Circuit Board
POR	Power-On Reset
RC	Resistance-Capacitance
RMS	Root Mean Square
SCL	Serial CLock line
SDA	Serial DAta line
SMD	Surface-Mount Device
SPI	Serial Peripheral Interface

## 25. References

---

- [1] **AN10365** — Surface mount reflow soldering description
- [2] **AN10853** — ESD and EMC sensitivity of IC
- [3] **AN11267** — EMC and system level ESD design guidelines for LCD drivers
- [4] **IEC 60134** — Rating systems for electronic tubes and valves and analogous semiconductor devices
- [5] **IEC 61340-5** — Protection of electronic devices from electrostatic phenomena
- [6] **IPC/JEDEC J-STD-020D** — Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices
- [7] **JESD22-A114** — Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM)
- [8] **JESD22-C101** — Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components
- [9] **JESD78** — IC Latch-Up Test
- [10] **JESD625-A** — Requirements for Handling Electrostatic-Discharge-Sensitive (ESDS) Devices
- [11] **SOT617-3\_518** — HVQFN32; Reel dry pack; SMD, 13", packing information
- [12] **UM10204** — I<sup>2</sup>C-bus specification and user manual
- [13] **UM10569** — Store and transport requirements



## 26. Revision history

Table 26. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
PCA8561 v.4	20150327	Product data sheet	-	PCA8561 v.3
Modifications:	<ul style="list-style-type: none"><li>• Fixed typo</li><li>• Added <a href="#">Figure 6</a></li></ul>			
PCA8561 v.3	20150216	Product data sheet	-	PCA8561 v.2
PCA8561 v.2	20141203	Objective data sheet	-	PCA8561 v.1
PCA8561 v.1	20140909	Objective data sheet	-	-

## 27. Legal information

### 27.1 Data sheet status

Document status <sup>[1][2]</sup>	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <http://www.nxp.com>.

### 27.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

**Short data sheet** — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

### 27.3 Disclaimers

**Limited warranty and liability** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use in automotive applications** — This NXP Semiconductors product has been qualified for use in automotive applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

**Limiting values** — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

**Terms and conditions of commercial sale** — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <http://www.nxp.com/profile/terms>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

## 27.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

## 28. Contact information

---

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)

## 29. Tables

Table 1.	Ordering information	2
Table 2.	Ordering options	2
Table 3.	Marking codes	2
Table 4.	Pin description	5
Table 5.	Registers of the PCA8561	6
Table 6.	Device_ctrl - device control command register (address 01h) bit description	7
Table 7.	Display_ctrl_1 - display control command 1 register (address 02h) bit description	8
Table 8.	Display_ctrl_2 - display control command 2 register (address 03h) bit description	9
Table 9.	Software_reset - software reset command register (address 00h) bit description	11
Table 10.	Register to segment and backplane mapping	12
Table 11.	Selection of possible display configurations	13
Table 12.	Biasing characteristics	15
Table 13.	I <sup>2</sup> C slave address byte	27
Table 14.	R/W-bit description	27
Table 15.	Serial interface	28
Table 16.	Address byte definition	28
Table 17.	Limiting values	31
Table 18.	Electrical characteristics	32
Table 19.	Frequency characteristics	34
Table 20.	I <sup>2</sup> C-bus characteristics	36
Table 21.	SPI-bus characteristics	37
Table 22.	SnPb eutectic process (from J-STD-020D)	42
Table 23.	Lead-free process (from J-STD-020D)	42
Table 24.	Selection of LCD segment drivers	45
Table 25.	Abbreviations	47
Table 26.	Revision history	49

## 30. Figures

Fig 1.	Block diagram of PCA8561A	3
Fig 2.	Block diagram of PCA8561B	3
Fig 3.	Pin configuration of PCA8561AHN (HVQFN32)	4
Fig 4.	Pin configuration of PCA8561BHN (HVQFN32)	4
Fig 5.	Address counter incrementing	7
Fig 6.	Reset pulse timing	10
Fig 7.	Display RAM organization bitmap for MUX 1:4	12
Fig 8.	Example of displays suitable for PCA8561	13
Fig 9.	Typical system configuration using I <sup>2</sup> C-bus, internal power-on reset disabled	14
Fig 10.	Typical system configuration using SPI-bus, internal power-on reset enabled	14
Fig 11.	Electro-optical characteristic: relative transmission curve of the liquid	17
Fig 12.	Static drive mode waveforms	18
Fig 13.	Waveforms for the 1:2 multiplex drive mode with $\frac{1}{2}$ bias	19
Fig 14.	Waveforms for the 1:2 multiplex drive mode with $\frac{1}{3}$ bias	20
Fig 15.	Waveforms for the 1:3 multiplex drive mode with $\frac{1}{3}$ bias	21
Fig 16.	Waveforms for the 1:4 multiplex drive mode with $\frac{1}{3}$ bias	22
Fig 17.	Recommended power-up and power-off sequence	24
Fig 18.	I <sup>2</sup> C read and write protocol	25
Fig 19.	I <sup>2</sup> C read and write signaling	25
Fig 20.	Data transfer overview	28
Fig 21.	SPI-bus write example: writing two data bytes to registers 00h and 01h	29
Fig 22.	SPI-bus read example: reading two data bytes from registers 04h and 05h	29
Fig 23.	Device protection diagram	30
Fig 24.	Typical I <sub>DD</sub> and I <sub>DD(LCD)</sub> in power-down mode as function of temperature	33
Fig 25.	Typical I <sub>DD(LCD)</sub> as function of display load	33
Fig 26.	Typical I <sub>DD(LCD)</sub> as function of f <sub>fr</sub>	34
Fig 27.	Relation of frame frequency (f <sub>fr</sub> ), clock frequency (f <sub>clk</sub> ) and multiplex-rate (n <sub>MUX</sub> )	35
Fig 28.	I <sup>2</sup> C-bus timing waveforms	37
Fig 29.	SPI-bus timing waveforms	38
Fig 30.	Package outline SOT617-3 (HVQFN32) of PCA8561	40
Fig 31.	Temperature profiles for large and small components	43
Fig 32.	Footprint information for reflow soldering of SOT617-3 (HVQFN32) of PCA8561	44

### 31. Contents

<b>1</b>	<b>General description</b> . . . . .	<b>1</b>	11.1.1	Bit transfer . . . . .	25
<b>2</b>	<b>Features and benefits</b> . . . . .	<b>1</b>	11.1.2	START and STOP conditions . . . . .	26
<b>3</b>	<b>Applications</b> . . . . .	<b>1</b>	11.1.3	Acknowledge . . . . .	26
<b>4</b>	<b>Ordering information</b> . . . . .	<b>2</b>	11.1.4	I <sup>2</sup> C interface protocol . . . . .	26
4.1	Ordering options . . . . .	2	11.1.4.1	Write protocol . . . . .	26
<b>5</b>	<b>Marking</b> . . . . .	<b>2</b>	11.1.4.2	Read protocol . . . . .	27
<b>6</b>	<b>Block diagram</b> . . . . .	<b>3</b>	11.1.4.3	I <sup>2</sup> C-bus slave address . . . . .	27
<b>7</b>	<b>Pinning information</b> . . . . .	<b>4</b>	11.2	SPI-bus interface of the PCA8561B . . . . .	28
7.1	Pinning . . . . .	4	11.2.1	Data transmission . . . . .	28
7.2	Pin description . . . . .	5	11.2.1.1	Write protocol . . . . .	28
<b>8</b>	<b>Functional description</b> . . . . .	<b>6</b>	11.2.1.2	Read protocol . . . . .	29
8.1	Registers of the PCA8561 . . . . .	6	11.3	EMC detection . . . . .	30
8.2	Command registers of the PCA8561 . . . . .	7	<b>12</b>	<b>Internal circuitry</b> . . . . .	<b>30</b>
8.2.1	Command: Device_ctrl . . . . .	7	<b>13</b>	<b>Safety notes</b> . . . . .	<b>30</b>
8.2.1.1	Internal oscillator and clock output . . . . .	7	<b>14</b>	<b>Limiting values</b> . . . . .	<b>31</b>
8.2.2	Command: Display_ctrl_1 . . . . .	8	<b>15</b>	<b>Characteristics</b> . . . . .	<b>32</b>
8.2.2.1	Enhanced power drive mode . . . . .	8	<b>16</b>	<b>Application information</b> . . . . .	<b>38</b>
8.2.2.2	Multiplex drive mode . . . . .	8	16.1	Power-on with a slowly starting power supply . . . . .	38
8.2.3	Command: Display_ctrl_2 . . . . .	9	16.2	I <sup>2</sup> C acknowledge after power-on . . . . .	38
8.2.3.1	Blinking . . . . .	9	16.3	Resistors on I/O pins . . . . .	38
8.2.3.2	Line inversion (driving scheme A) and frame inversion (driving scheme B) . . . . .	9	<b>17</b>	<b>Test information</b> . . . . .	<b>39</b>
8.3	Starting and resetting the PCA8561 . . . . .	10	17.1	Quality information . . . . .	39
8.3.1	Power-down mode . . . . .	10	<b>18</b>	<b>Package outline</b> . . . . .	<b>40</b>
8.3.2	Power-On Reset (POR) . . . . .	10	<b>19</b>	<b>Handling information</b> . . . . .	<b>41</b>
8.3.3	Hardware reset: RST pin . . . . .	11	<b>20</b>	<b>Packing information</b> . . . . .	<b>41</b>
8.3.4	Command: Software_reset . . . . .	11	20.1	Tape and reel information . . . . .	41
8.4	Display data register mapping . . . . .	11	<b>21</b>	<b>Soldering of SMD packages</b> . . . . .	<b>41</b>
<b>9</b>	<b>Possible display configurations</b> . . . . .	<b>13</b>	21.1	Introduction to soldering . . . . .	41
9.1	LCD bias generator . . . . .	15	21.2	Wave and reflow soldering . . . . .	41
9.2	LCD voltage selector . . . . .	15	21.3	Wave soldering . . . . .	42
9.2.1	Electro-optical performance . . . . .	16	21.4	Reflow soldering . . . . .	42
9.2.2	LCD drive mode waveforms . . . . .	18	<b>22</b>	<b>Footprint information</b> . . . . .	<b>44</b>
9.2.2.1	Static drive mode . . . . .	18	<b>23</b>	<b>Appendix</b> . . . . .	<b>45</b>
9.2.2.2	1:2 Multiplex drive mode . . . . .	19	23.1	LCD segment driver selection . . . . .	45
9.2.2.3	1:3 Multiplex drive mode . . . . .	21	<b>24</b>	<b>Abbreviations</b> . . . . .	<b>47</b>
9.2.2.4	1:4 Multiplex drive mode . . . . .	22	<b>25</b>	<b>References</b> . . . . .	<b>48</b>
9.3	Backplane and segment outputs . . . . .	23	<b>26</b>	<b>Revision history</b> . . . . .	<b>49</b>
9.3.1	Backplane outputs . . . . .	23	<b>27</b>	<b>Legal information</b> . . . . .	<b>50</b>
9.3.2	Segment outputs . . . . .	23	27.1	Data sheet status . . . . .	50
<b>10</b>	<b>Power Sequencing</b> . . . . .	<b>24</b>	27.2	Definitions . . . . .	50
10.1	Power-on . . . . .	24	27.3	Disclaimers . . . . .	50
10.2	Power-off . . . . .	24	27.4	Trademarks . . . . .	51
10.3	Power sequences . . . . .	24	<b>28</b>	<b>Contact information</b> . . . . .	<b>51</b>
<b>11</b>	<b>Bus interfaces</b> . . . . .	<b>25</b>	<b>29</b>	<b>Tables</b> . . . . .	<b>52</b>
11.1	I <sup>2</sup> C-bus interface of the PCA8561A . . . . .	25			

continued >>

30 Figures ..... 53  
31 Contents ..... 54

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.