


### **AUTOMOTIVE GRADE**

# AUIRFR2905Z

#### **Features**

- Advanced Process Technology
- Ultra Low On-Resistance
- 175°C Operating Temperature
- Fast Switching
- Repetitive Avalanche Allowed up to Tjmax
- Lead-Free, RoHS Compliant
- Automotive Qualified \*



V <sub>DSS</sub>		55V
R <sub>DS(on)</sub>	typ.	11.1mΩ
	max.	14.5mΩ
D (Silicon Lin	nited)	59A®
I <sub>D (Package L</sub>	imited)	42A



G	D	S
Gate	Drain	Source

## Description

Specifically designed for Automotive applications, this HEXFET® Power MOSFET utilizes the latest processing techniques to achieve extremely low on-resistance per silicon area. Additional features of this design are a 175°C junction operating temperature, fast switching speed and improved repetitive avalanche rating. These features combine to make this design an extremely efficient and reliable device for use in Automotive applications and a wide variety of other applications.

Base west number   Backene Time		Standard Pack	,	Orderable Port Number	
Base part number	nber Package Type Form Quant		Quantity	Orderable Part Number	
ALUDED20057	D. Dok	Tube	75	AUIRFR2905Z	
AUIRFR2905Z	D-Pak	Tape and Reel Left	3000	AUIRFR2905ZTRL	

### **Absolute Maximum Ratings**

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only; and functional operation of the device at these or any other condition beyond those indicated in the specifications is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. The thermal resistance and power dissipation ratings are measured under board mounted and still air conditions. Ambient temperature (TA) is 25°C, unless otherwise specified.

Symbol	Parameter	Max.	Units
I <sub>D</sub> @ T <sub>C</sub> = 25°C	Continuous Drain Current, V <sub>GS</sub> @ 10V (Silicon Limited)	599	
I <sub>D</sub> @ T <sub>C</sub> = 100°C	Continuous Drain Current, V <sub>GS</sub> @ 10V (Silicon Limited)	429	A
I <sub>D</sub> @ T <sub>C</sub> = 25°C	Continuous Drain Current, V <sub>GS</sub> @ 10V (Package Limited)	42	
I <sub>DM</sub>	Pulsed Drain Current ①	240	
P <sub>D</sub> @T <sub>C</sub> = 25°C	Maximum Power Dissipation	110	W
	Linear Derating Factor	0.72	W/°C
$V_{GS}$	Gate-to-Source Voltage	± 20	V
E <sub>AS</sub>	Single Pulse Avalanche Energy (Thermally Limited) ②	55	m l
E <sub>AS</sub> (Tested)	Single Pulse Avalanche Energy Tested Value ®	82	- mJ
I <sub>AR</sub>	Avalanche Current ①	See Fig.15,16, 12a, 12b	Α
E <sub>AR</sub>	Repetitive Avalanche Energy ©		mJ
$T_J$	Operating Junction and	-55 to + 175	
T <sub>STG</sub>	Storage Temperature Range		°C
	Soldering Temperature, for 10 seconds (1.6mm from case)	300	

### **Thermal Resistance**

Symbol Parameter		Тур.	Max.	Units
$R_{\theta JC}$	Junction-to-Case ®		1.38	
$R_{\theta JA}$	Junction-to-Ambient ( PCB Mount) ②			°C/W
$R_{\theta JA}$	Junction-to-Ambient		110	

HEXFET® is a registered trademark of Infineon.

<sup>\*</sup>Qualification standards can be found at www.infineon.com



## Static @ T<sub>J</sub> = 25°C (unless otherwise specified)

	Parameter	Min.	Тур.	Max.	Units	Conditions
$V_{(BR)DSS}$	Drain-to-Source Breakdown Voltage	55			V	$V_{GS} = 0V, I_D = 250\mu A$
$\Delta V_{(BR)DSS}/\Delta T_{J}$	Breakdown Voltage Temp. Coefficient		0.053		V/°C	Reference to 25 $^{\circ}$ C, I <sub>D</sub> = 1mA
R <sub>DS(on)</sub>	Static Drain-to-Source On-Resistance		11.1	14.5	mΩ	V <sub>GS</sub> = 10V, I <sub>D</sub> = 36A ③
$V_{GS(th)}$	Gate Threshold Voltage	2.0		4.0	V	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$
gfs	Forward Trans conductance	20			S	$V_{DS} = 25V, I_{D} = 36A$
$R_G$	Gate Input Resistance		1.3		Ω	f = 1.0MHz, open drain
	Drain-to-Source Leakage Current			20	μA	$V_{DS} = 55 \text{ V}, V_{GS} = 0 \text{ V}$
IDSS	Drain-to-Source Leakage Current			250	μΑ	$V_{DS} = 55V, V_{GS} = 0V, T_{J} = 125^{\circ}C$
I <sub>GSS</sub>	Gate-to-Source Forward Leakage			200	nΛ	$V_{GS} = 20V$
	Gate-to-Source Reverse Leakage			-200	nA	$V_{GS} = -20V$

### Dynamic Electrical Characteristics @ T<sub>J</sub> = 25°C (unless otherwise specified)

		_			
Total Gate Charge		29	44		I <sub>D</sub> = 36A
Gate-to-Source Charge		7.7		nC	V <sub>DS</sub> = 44V
Gate-to-Drain Charge		12			V <sub>GS</sub> = 10V3
Turn-On Delay Time		14			$V_{DD} = 28V$
Rise Time		66			I <sub>D</sub> = 36A
Turn-Off Delay Time		31		ns	$R_G = 15\Omega$
Fall Time		35			V <sub>GS</sub> = 10V3
Internal Drain Inductance		4.5			Between lead, 6mm (0.25in.)
Internal Source Inductance		7.5			from package and center of die contact
Input Capacitance		1380			$V_{GS} = 0V$
Output Capacitance		240			V <sub>DS</sub> = 25V
Reverse Transfer Capacitance		120		nΕ	f = 1.0MHz
Output Capacitance		820		рг	$V_{GS} = 0V$ , $V_{DS} = 1.0V$ $f = 1.0MHz$
Output Capacitance		190			$V_{GS} = 0V$ , $V_{DS} = 44V$ $f = 1.0MHz$
Effective Output Capacitance		300			$V_{GS} = 0V, V_{DS} = 0V \text{ to } 44V  $
	Gate-to-Source Charge Gate-to-Drain Charge Turn-On Delay Time Rise Time Turn-Off Delay Time Fall Time Internal Drain Inductance Internal Source Inductance Input Capacitance Output Capacitance Reverse Transfer Capacitance Output Capacitance Output Capacitance Output Capacitance Output Capacitance	Gate-to-Source Charge ————————————————————————————————————	Gate-to-Source Charge         —         7.7           Gate-to-Drain Charge         —         12           Turn-On Delay Time         —         14           Rise Time         —         66           Turn-Off Delay Time         —         31           Fall Time         —         35           Internal Drain Inductance         —         4.5           Internal Source Inductance         —         7.5           Input Capacitance         —         1380           Output Capacitance         —         240           Reverse Transfer Capacitance         —         120           Output Capacitance         —         820           Output Capacitance         —         190	Gate-to-Source Charge         —         7.7         —           Gate-to-Drain Charge         —         12         —           Turn-On Delay Time         —         14         —           Rise Time         —         66         —           Turn-Off Delay Time         —         31         —           Fall Time         —         35         —           Internal Drain Inductance         —         4.5         —           Internal Source Inductance         —         7.5         —           Input Capacitance         —         1380         —           Output Capacitance         —         240         —           Reverse Transfer Capacitance         —         120         —           Output Capacitance         —         820         —           Output Capacitance         —         190         —	Gate-to-Source Charge         —         7.7         —         nC           Gate-to-Drain Charge         —         12         —           Turn-On Delay Time         —         14         —           Rise Time         —         66         —           Turn-Off Delay Time         —         31         —           Fall Time         —         35         —           Internal Drain Inductance         —         4.5         —           Input Capacitance Inductance         —         7.5         —           Input Capacitance         —         1380         —           Output Capacitance         —         240         —           Reverse Transfer Capacitance         —         120         —           Output Capacitance         —         820         —           Output Capacitance         —         190         —

## **Diode Characteristics**

	Parameter	Min.	Тур.	Max.	Units	Conditions
I <sub>S</sub>	Continuous Source Current (Body Diode)			429		MOSFET symbol showing the
I <sub>SM</sub>	Pulsed Source Current (Body Diode) ①			240		integral reverse p-n junction diode.
$V_{SD}$	Diode Forward Voltage			1.3	V	$T_J = 25^{\circ}C, I_S = 36A, V_{GS} = 0V$ ③
t <sub>rr</sub>	Reverse Recovery Time		23	35	ns	$T_J = 25^{\circ}C$ , $I_F = 36A$ , $V_{DD} = 28V$
$Q_{rr}$	Reverse Recovery Charge		16	24	nC	di/dt = 100A/µs③
t <sub>on</sub>	Forward Turn-On Time	Intrinsio	Intrinsic turn-on time is negligible (turn-on is dominated by L <sub>S</sub> +L <sub>D</sub> )			

#### Notes:

- ① Repetitive rating; pulse width limited by max. junction temperature. (See fig. 11)

- $\oplus$  C<sub>oss</sub> eff. is a fixed capacitance that gives the same charging time as C<sub>oss</sub> while V<sub>DS</sub> is rising from 0 to 80% V<sub>DSS</sub>
- © Limited by T<sub>Jmax</sub>, see Fig.12a, 12b, 15, 16 for typical repetitive avalanche performance.
- This value determined from sample failure population. 100% tested to this value in production.
- When mounted on 1" square PCB (FR-4 or G-10 Material). For recommended footprint and soldering techniques refer to application note #AN-994
- R<sub>θ</sub> is measured at T<sub>J</sub> approximately 90°C






Fig. 1 Typical Output Characteristics




Fig. 2 Typical Output Characteristics






Fig. 3 Typical Transfer Characteristics




**Fig. 4** Typical Forward Transconductance Vs. Drain Current





**Fig 5.** Typical Capacitance vs. Drain-to-Source Voltage



**Fig 6.** Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 7 Typical Source-to-Drain Diode Forward Voltage






Fig 8. Maximum Safe Operating Area





**Fig 9.** Maximum Drain Current Vs. Case Temperature



**Fig 10.** Normalized On-Resistance Vs. Temperature




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case






Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 13a. Gate Charge Waveform





Fig 13b. Gate Charge Test Circuit



**Fig 12c.** Maximum Avalanche Energy vs. Drain Current




Fig 14. Threshold Voltage Vs. Temperature







Fig 15. Typical Avalanche Current Vs. Pulse width



**Fig 16.** Maximum Avalanche Energy Vs. Temperature

### Notes on Repetitive Avalanche Curves , Figures 15, 16:

## (For further info, see AN-1005 at www.infineon.com)

- Avalanche failures assumption:
   Purely a thermal phenomenon and failure occurs at a temperature far in excess of T<sub>imax</sub>. This is validated for every part type.
- 2. Safe operation in Avalanche is allowed as long as T<sub>jmax</sub> is not exceeded.
- 3. Equation below based on circuit and waveforms shown in Figures 12a, 12b.
- 4. PD (ave) = Average power dissipation per single avalanche pulse.
- 5. BV = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
- 6. Iav = Allowable avalanche current.
- 7.  $\Delta T$  = Allowable rise in junction temperature, not to exceed  $T_{jmax}$  (assumed as 25°C in Figure 15, 16).

tav = Average time in avalanche.

D = Duty cycle in avalanche =  $t_{av} \cdot f$ 

ZthJC(D, tav) = Transient thermal resistance, see Figures 13)

$$\begin{split} P_{D \; (ave)} &= 1/2 \; (\; 1.3 \cdot BV \cdot I_{av}) = \Delta T / \; Z_{thJC} \\ I_{av} &= 2\Delta T / \; [1.3 \cdot BV \cdot Z_{th}] \\ E_{AS \; (AR)} &= P_{D \; (ave)} \cdot t_{av} \end{split}$$








Fig 17. Peak Diode Recovery dv/dt Test Circuit for N-Channel HEXFET® Power MOSFETs










Fig 18b. Switching Time Waveforms




## D-Pak (TO-252AA) Package Outline (Dimensions are shown in millimeters (inches))









#### NOTES:

- 1.- DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994
- 2.- DIMENSION ARE SHOWN IN INCHES [MILLIMETERS].
- 3- LEAD DIMENSION UNCONTROLLED IN L5.
- A- DIMENSION D1, E1, L3 & b3 ESTABLISH A MINIMUM MOUNTING SURFACE FOR THERMAL PAD.
- 5.— SECTION C-C DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN .005 AND 0.10 [0.13 AND 0.25] FROM THE LEAD TIP.
- bildension D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED .005 [0.13] PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTMOST EXTREMES OF THE PLASTIC BODY.
- A- DIMENSION b1 & c1 APPLIED TO BASE METAL ONLY.
- ♠ DATUM A & B TO BE DETERMINED AT DATUM PLANE H.
- 9.- OUTLINE CONFORMS TO JEDEC OUTLINE TO-252AA.

S					N	
Y M	DIMENSIONS					
B	MILLIM	ETERS	INC	HES	O T E S	
L	MIN.	MAX.	MIN.	MAX.	S	
Α	2.18	2.39	.086	.094		
A1	-	0.13	-	.005		
b	0.64	0.89	.025	.035		
ь1	0.65	0.79	.025	.031	7	
b2	0.76	1.14	.030	.045		
b3	4.95	5.46	.195	.215	4	
С	0.46	0.61	.018	.024		
c1	0.41	0.56	.016	.022	7	
c2	0.46	0.89	.018	.035		
D	5.97	6.22	.235	.245	6	
D1	5.21	-	.205	-	4	
Ε	6.35	6.73	.250	.265	6	
E1	4.32	-	.170	-	4	
е	2.29	BSC	.090	BSC		
Н	9.40	10.41	.370	.410		
L	1.40	1.78	.055	.070		
L1	2.74	BSC	.108	REF.		
L2	0.51	BSC	.020	BSC		
L3	0.89	1.27	.035	.050	4	
L4	-	1.02	-	.040		
L5	1.14	1.52	.045	.060	3	
ø	0.	10°	0,	10°		
ø1	0,	15*	0,	15*		
ø2	25*	35°	25*	35*		

### LEAD ASSIGNMENTS


#### **HEXFET**

- 1.- GATE
- 2.- DRAIN
- 3.- SOURCE 4.- DRAIN

#### IGBT & CoPAK

- 1.- GATE
- 2.- COLLECTOR
- 3.- EMITTER
- 4.- COLLECTOR


### D-Pak (TO-252AA) Part Marking Information



Note: For the most current drawing please refer to IR website at http://www.irf.com/package/




## D-Pak (TO-252AA) Tape & Reel Information (Dimensions are shown in millimeters (inches))



#### NOTES:

- 1. CONTROLLING DIMENSION: MILLIMETER.
- 2. ALL DIMENSIONS ARE SHOWN IN MILLIMETERS (INCHES).
- 3. OUTLINE CONFORMS TO EIA-481 & EIA-541.



## NOTES:

1. OUTLINE CONFORMS TO EIA-481.

Note: For the most current drawing please refer to IR website at <a href="http://www.irf.com/package/">http://www.irf.com/package/</a>



#### **Qualification Information**

	ion inioniation						
		Automotive					
		(per AEC-Q101)					
		Comments: This part number(s) passed Automotive qualification. Infineon's Industrial and Consumer qualification level is granted by extension of the higher Automotive level.					
Moisture	Sensitivity Level	D-Pak	MSL1				
		Class M3 (+/- 400V) <sup>†</sup>					
	Machine Model	AEC-Q101-002					
FOD	Lluman Dady Madal	Class H1A (+/- 500V) <sup>†</sup>					
ESD	Human Body Model	AEC-Q101-001					
	Channed Davis Madel	Class C5 (+/- 1125V) <sup>†</sup>					
Charged Device Model		AEC-Q101-005					
RoHS Compliant		Yes					

† Highest passing voltage.

## **Revision History**

Date	Comments		
10/12/2015	Updated datasheet with corporate template		
10/12/2015	Corrected ordering table on page 1.		

Published by Infineon Technologies AG 81726 München, Germany © Infineon Technologies AG 2015 All Rights Reserved.

### **IMPORTANT NOTICE**

The information given in this document shall in <u>no event</u> be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie"). With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (<a href="https://www.infineon.com">www.infineon.com</a>).

### **WARNINGS**

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may <u>not</u> be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.