AT93C46D

Atmel

3-wire Serial EEPROM 1K (128 x 8 or 64 x 16)

DATASHEET

Features

- Low-voltage Operation
 - V_{CC} = 1.8V to 5.5V
- User-selectable Internal Organization
 - 1K: 128 x 8 or 64 x 16
- 3-wire Serial Interface
- 2MHz Clock Rate (5V)
- Self-timed Write Cycle (5ms Max)
- High Reliability
 - Endurance: 1,000,000 Write Cycles
 - Data Retention: 100 Years
- 8-lead JEDEC SOIC, 8-lead TSSOP, 8-pad UDFN, 8-lead PDIP, and 8-ball VFBGA Packages

Description

The Atmel[®] AT93C46D provides 1,024 bits of Serial Electrically Erasable Programmable Read-Only Memory (EEPROM) organized as 64 words of 16 bits each (when the ORG pin is connected to V_{CC}) and 128 words of 8 bits each (when the ORG pin is tied to ground). The device is optimized for use in many industrial and commercial applications where low-power and low-voltage operations are essential. The AT93C46D is available in space-saving 8-lead JEDEC SOIC, 8-lead TSSOP, 8-pad UDFN, 8-lead PDIP, and 8-ball VFBGA packages.

The AT93C46D is enabled through the Chip Select pin (CS) and accessed via a 3-wire serial interface consisting of Data Input (DI), Data Output (DO), and Shift Clock (SK). Upon receiving a Read instruction at DI, the address is decoded, and the data is clocked out serially on the DO pin. The write cycle is completely self-timed, and no separate erase cycle is required before Write. The write cycle is only enabled when the part is in the Erase/Write Enable state. When CS is brought high following the initiation of a write cycle, the DO pin outputs the Ready/Busy status of the part.

The AT93C46D operates from 1.8V to 5.5V.

1. Pin Configurations and Pinouts

Table 1-1. Pin Configurations

Pin Name	Function
CS	Chip Select
SK	Serial Data Clock
DI	Serial Data Input
DO	Serial Data Output
GND	Ground
V _{CC}	Power Supply
ORG	Internal Organization
NC	No Connect

8-lead SOIC	8-lead TSSOP
(Top View)	(Top View)
CS 10 8 Vcc	CS 10 8 V _{CC}
SK 12 7 10 NC	SK 2 7 NC
DI 13 6 0RG	DI 3 6 ORG
DO 14 5 0RD	DO 4 5 GND
8-pad UDFN	8-lead PDIP
(Top View)	(Top View)
CS 11 8 11 Vcc SK 12 7 11 NC DI 13 6 11 ORG DO 14 5 11 GND	$\begin{array}{cccccccccccccccccccccccccccccccccccc$



cs	(1)	(8)	Vcc
SK	(2)	(7)	NC
DI	(3)	(6)	ORG
DO	(()	(5)	GND

Note: Drawings are not to scale.

2. Absolute Maximum Ratings*


Operating Temperature55°C to +125°C
Storage Temperature65°C to +150°C
Voltage on any pin with respect to ground1.0V to +7.0V
Maximum Operating Voltage 6.25V
DC Output Current

*Notice: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



3. Block Diagram

Figure 3-1. Block Diagram



- Notes: 1. When the ORG pin is connected to V_{CC}, the x16 organization is selected. When it is connected to ground, the x8 organization is selected. If the ORG pin is left unconnected and the application does not load the input beyond the capability of the internal 1MΩ pull-up resistor, then the x16 organization is selected.
 - 2. If the x16 organization is the mode of choice and pin 6 (ORG) is left unconnected, Atmel recommends using AT93C46E device. For more details, see the AT93C46E datasheet.



4. Memory Organization

4.1 Pin Capacitance

Table 4-1.Pin Capacitance⁽¹⁾

Applicable over recommended operating range from $T_A = 25^{\circ}C$, f = 1.0MHz, $V_{CC} = 1.8V$ (unless otherwise noted).

Symbol	Test Conditions	Мах	Units	Conditions
C _{OUT}	Output Capacitance (DO)	5	pF	V _{OUT} = 0V
C _{IN}	Input Capacitance (CS, SK, DI)	5	pF	$V_{IN} = 0V$

Note: 1. This parameter is characterized, and is not 100% tested.

4.2 DC Characteristics

Table 4-2. DC Characteristics

Applicable over recommended operating range from $T_{AI} = -40^{\circ}$ C to $+85^{\circ}$ C, $V_{CC} = 1.8$ V to 5.5V (unless otherwise noted).

Symbol	Parameter	Test Condition		Min	Тур	Max	Unit
V _{CC1}	Supply Voltage			1.8		5.5	V
V _{CC2}	Supply Voltage			2.7		5.5	V
V _{CC3}	Supply Voltage			4.5		5.5	V
1	Supply Current	V _{CC} = 5.0V	Read at 1.0MHz		0.5	2.0	mA
I _{CC}	Supply Current	V _{CC} – 5.0V	Write at 1.0MHz		0.5	2.0	mA
I _{SB1}	Standby Current	V _{CC} = 1.8V	CS = 0V		0.4	1.0	μA
I _{SB2}	Standby Current	V _{CC} = 2.7V	CS = 0V		6.0	10.0	μA
I _{SB3}	Standby Current	V _{CC} = 5.0V	CS = 0V		10.0	15.0	μA
I _{IL}	Input Leakage	V_{IN} = 0V to V_{CC}	$V_{IN} = 0V$ to V_{CC}		0.1	1.0	μA
I _{OL}	Output Leakage	V_{IN} = 0V to V_{CC}	V_{IN} = 0V to V_{CC}		0.1	1.0	μA
V _{IL1} ⁽¹⁾	Input Low Voltage	$2.7V \leq V_{CC} \leq 5.5V$		-0.6		0.8	V
V _{IH1} ⁽¹⁾	Input High Voltage	$2.7V \leq V_{CC} \leq 5.5V$		2.0		V _{CC} + 1	V
V _{IL2} ⁽¹⁾	Input Low Voltage	$1.8V \le V_{CC} \le 2.7V$		-0.6		V _{CC} x 0.3	V
V _{IH2} ⁽¹⁾	Input High Voltage	$1.8V \le V_{CC} \le 2.7V$		V _{CC} x 0.7		V _{CC} + 1	V
V _{OL1}	Output Low Voltage	$2.7V \leq V_{CC} \leq 5.5V$	I _{OL} = 2.1mA			0.4	V
V _{OH1}	Output High Voltage	$2.7V \leq V_{CC} \leq 5.5V$	I _{OH} = -0.4mA	2.4			V
V _{OL2}	Output Low Voltage	$1.8V \le V_{CC} \le 2.7V$	I _{OL} = 0.15mA			0.2	V
V _{OH2}	Output High Voltage	$1.8V \leq V_{CC} \leq 2.7V$	I _{OH} = –100μA	$V_{CC}-0.2$			V

Note: 1. $V_{IL} \mbox{ min}$ and $V_{IH} \mbox{ max}$ are reference only, and are not tested.



4.3 AC Characteristics

Table 4-3. AC Characteristics

Applicable over recommended operating range from $T_{AI} = -40^{\circ}C$ to + 85°C, V_{CC} = as specified, CL = 1 TTL gate and 100pF (unless otherwise noted).

Symbol	Parameter	Test Condition		Min	Тур	Max	Units
		$4.5V \le V_{CC} \le 5.$	5V	0		2	MHz
f _{SK} SK Clock Frequency		$2.7V \le V_{CC} \le 5.$	0		1	MHz	
		$1.8V \le V_{CC} \le 5.$	5V	0		250	kHz
		$4.5V \le V_{CC} \le 5.$	5V	250			ns
t _{sĸн}	SK High Time	$2.7V \le V_{CC} \le 5.$	5V	250			ns
		$1.8V \le V_{CC} \le 5.$	5V	1000			ns
		$4.5V \le V_{CC} \le 5.$	5V	250			ns
t _{SKL}	SK Low Time	$2.7V \le V_{CC} \le 5.$	5V	250			ns
		$1.8V \le V_{CC} \le 5.$	5V	1000			ns
		$4.5V \le V_{CC} \le 5.$	5V	250			ns
t _{cs}	Minimum CS Low Time	$2.7V \le V_{CC} \le 5.$	5V	250			ns
		$1.8V \le V_{CC} \le 5.$	5V	1000			ns
			$4.5V \leq V_{CC} \ \leq 5.5V$	50			ns
t _{CSS}	CS Setup Time	Relative to SK	$2.7V \leq V_{CC} \leq 5.5V$	50			ns
			$1.8V \leq V_{CC} \ \leq 5.5V$	200			ns
		Relative to SK	$4.5V \leq V_{CC} \ \leq 5.5V$	100			ns
t _{DIS}	DI Setup Time		$2.7V \leq V_{CC} \ \leq 5.5V$	100			ns
			$1.8V \leq V_{CC} \ \leq 5.5V$	400			ns
t _{CSH}	CS Hold Time	Relative to SK		0			ns
			$4.5V \leq V_{CC} \ \leq 5.5V$	100			ns
t _{DIH}	DI Hold Time	Relative to SK	$2.7V \leq V_{CC} \ \leq 5.5V$	400			ns
			$1.8V \leq V_{CC} \ \leq 5.5V$				ns
			$4.5V \leq V_{CC} \ \leq 5.5V$			250	ns
t _{PD1}	Output Delay to 1	AC Test	$2.7V \leq V_{CC} \ \leq 5.5V$			250	ns
			$1.8V \leq V_{CC} \ \leq 5.5V$			1000	ns
			$4.5V \leq V_{CC} \ \leq 5.5V$			250	ns
t _{PD0}	Output Delay to 0	AC Test	$2.7V \leq V_{CC} \ \leq 5.5V$			250	ns
			$1.8V \leq V_{CC} \ \leq 5.5V$			1000	ns
			$4.5V \leq V_{CC} \ \leq 5.5V$			250	ns
t _{SV}	CS to Status Valid	AC Test	$2.7V \leq V_{CC} \ \leq 5.5V$			250	ns
			$1.8V \leq V_{CC} \ \leq 5.5V$			1000	ns
			$4.5V \leq V_{CC} \ \leq 5.5V$			100	ns
t _{DF}	CS to DO in High-impedance	AC Test CS = V _{IL}	$2.7V \leq V_{CC} \ \leq 5.5V$			250	ns
		50 · IL	$1.8V \leq V_{CC} \ \leq 5.5V$			400	ns
t _{WP}	Write Cycle Time		$1.8V \leq V_{CC} \ \leq 5.5V$	0.1	3	5	ms
Endurance ⁽¹) 5.0V, 25°C				1,000,00	0	Write Cycles

Note: 1. This parameter is characterized, and is not 100% tested.



5. Functional Description

The AT93C46D is accessed via a simple and versatile 3-wire serial communication interface. Device operation is controlled by seven instructions issued by the Host processor. A valid instruction starts with a rising edge of CS and consists of a Start bit (Logic 1), followed by the appropriate opcode, and the desired memory address location.

			Addr	ess	Data		
Instruction	SB	Opcode	x8 ⁽¹⁾	x16 ⁽¹⁾	x 8	x16	Comments
READ	1	10	$A_{6} - A_{0}$	$A_{5} - A_{0}$			Reads data stored in memory at specified address.
EWEN	1	00	11XXXXXXX	11XXXXXX			Write Enable must precede all programming modes.
ERASE	1	11	$A_6 - A_0$	$A_5 - A_0$			Erases memory location $A_N - A_0$.
WRITE	1	01	$A_{6} - A_{0}$	$A_{5} - A_{0}$	$D_7 - D_0$	D ₁₅ -D ₀	Writes memory location $A_N - A_0$.
ERAL	1	00	10XXXXXXX	10XXXXXX			Erases all memory locations. Valid only at V_{CC3} (Section 4.2, "DC Characteristics" on page 4).
WRAL	1	00	01XXXXXXX	01XXXXXX	$D_7 - D_0$	D ₁₅ – D ₀	Writes all memory locations. Valid only at V_{CC3} (Section 4.2).
EWDS	1	00	00XXXXXXX	00XXXXXX			Disables all programming instructions.

Table 5-1.	AT93C46D	Instruction Set

Note: 1. The 'X' in the address field represent don't care values, and must be clocked.

READ: The READ instruction contains the address code for the memory location to be read. After the instruction and address are decoded, data from the selected memory location is available at the Serial Output pin, DO. Output data changes are synchronized with the rising edges of the Serial Clock pin, SK. It should be noted that a dummy bit (Logic 0) precedes the 8-bit or 16-bit data output string.

Erase/Write Enable (EWEN): To ensure data integrity, the part automatically goes into the Erase/Write Disable (EWDS) state when power is first applied. An Erase/Write Enable (EWEN) instruction must be executed first before any programming instructions can be carried out.

Note: Once in the EWEN state, programming remains enabled until an EWDS instruction is executed, or V_{CC} power is removed from the part.

ERASE: The ERASE instruction programs all bits in the specified memory location to the Logic 1 state. The self-timed erase cycle starts once the ERASE instruction and address are decoded. The DO pin outputs the Ready/Busy status of the part if CS is brought high after being kept low for a minimum of t_{CS} . A Logic 1 at the DO pin indicates that the selected memory location has been erased, and the part is ready for another instruction.



WRITE: The WRITE instruction contains the 8-bits or 16-bits of data to be written into the specified memory location. The self-timed programming cycle, t_{WP} , starts after the last bit of data is received at Serial Data Input pin DI. The DO pin outputs the Ready/Busy status of the part if CS is brought high after being kept low for a minimum of t_{CS} . A Logic 0 at DO indicates that programming is still in progress. A Logic 1 indicates that the memory location at the specified address has been written with the data pattern contained in the instruction, and the part is ready for further instructions. A Ready/Busy status cannot be obtained if CS is brought high after the end of the self-timed programming cycle, t_{WP} .


Erase AII (ERAL): The Erase AII (ERAL) instruction programs every bit in the Memory Array to the Logic 1 state and is primarily used for testing purposes. The DO pin outputs the Ready/Busy status of the part if CS is brought high after being kept low for a minimum of t_{CS} . The ERAL instruction is valid only at $V_{CC} = 5.0V \pm 10\%$ (Section 4.2, "DC Characteristics" on page 4).

Write All (WRAL): The Write All (WRAL) instruction programs all memory locations with the data patterns specified in the instruction. The DO pin outputs the Ready/Busy status of the part if CS is brought high after being kept low for a minimum of t_{CS} . The WRAL instruction is valid only at $V_{CC} = 5.0V \pm 10\%$ (Section 4.2).

Erase/Write Disable (EWDS): To protect against accidental data disturbance, the Erase/Write Disable (EWDS) instruction disables all programming modes and should be executed after all programming operations. The operation of the Read instruction is independent of both the EWEN and EWDS instructions and can be executed at any time.



6. Timing Diagrams






Note: 1. This is the minimum SK period.


Table 6-1. Organization Key for Timing Diagrams


	AT93C46D (1K)			
I/O	x8	x16		
A _N	A ₆	A ₅		
D _N	D ₇	D ₁₅		



Figure 6-2. READ Timing













Figure 6-5. WRITE Timing








Note: 1. Valid only at V_{CC3} (Section 4.2, "DC Characteristics" on page 4).

Atmel










Note: 1. Valid only at V_{CC3} (Section 4.2, "DC Characteristics" on page 4).

Atmel

7. Ordering Code Detail





8. Ordering Information

			Delivery Ir	Operation	
Atmel Ordering Code	Lead Finish	Package	Form	Quantity	Range
AT93C46DN-SH-B		8S1	Bulk (Tubes)	100 per Tube	
AT93C46DN-SH-T			Tape and Reel	4,000 per Reel	
AT93C46D-TH-B	NiPdAu	8X	Bulk (Tubes)	100 per Tube	
AT93C46D-TH-T	(Lead-free/Halogen-free)	UX	Tape and Reel	5,000 per Reel	
AT93C46DY6-YH-T		8MA2	Tape and Reel	5,000 per Reel	Industrial Temperature (-40°C to 85°C)
AT93C46DY6-YH-E		OWAZ	Tape and Reel	15,000 per Reel	
AT93C46D-PU	Matte Tin (Lead-free/Halogen free)	8P3	Bulk (Tubes)	50 per Tube	
AT93C46DU3-UU-T	SnAgCu (Lead-free/Halogen-free)	8U3-1	Tape and Reel	5,000 per Reel	
AT93C46D-W-11 ⁽¹⁾	N/A	Wafer Sale	Note 1		

Note: 1. For wafer sales, please contact Atmel sales. Bumped die available upon request.


	Package Type
8S1	8-lead, 0.150" wide, Plastic Gull Wing, Small Outline (JEDEC SOIC)
8X	8-lead, 0.170" wide, Thin Shrink Small Outline (TSSOP)
8MA2	8-pad, 2.00mm x 3.00mm body, 0.50mm pitch, Ultra Thin Dual No Lead (UDFN)
8P3	8-lead, 0.300" wide body, Plastic Dual In-line Package (PDIP)
8U3-1	8-ball, 1.50mm x 2.00mm body, 0.50mm pitch, Small Die Ball Grid Array (VFBGA)


9. Part Markings

8	-lead SOIC	8-lead TSSOP	8-pad U	IDFN	
	AAAA		2.0 x 3.0 mr	m Body	
	ATMLHYWW ### % AAAAAAAA •	HYWW ###% Note: Lot Number and location of assembly and on the bottom side of the package.		### H% YXX ●	
8	-lead PDIP	8-ball VFBGA			
	ATMLUYWW	1.5 x 2.0 mm Body			
	### % АААААААА	###U YMXX			
		Z PIN 1			
Note 1	: O designates pin 1				
	:				
Note 2 Catalog Number Tru AT93C46D	: Package drawings are not to scale	Truncation Code ###: 4	-6D		
Note 2	: Package drawings are not to scale	Truncation Code ###: 4	-6D	Voltages	
Catalog Number Tru AT93C46D Date Codes Y = Year	: Package drawings are not to scale Incation M = Month	WW = Work Week of A		% = M	linimum Voltage
Catalog Number Tru AT93C46D Date Codes Y = Year 4: 2014 8: 2018	M = Month A: January	WW = Work Week of A 02: Week 2		% = M	linimum Voltage .8V min
Catalog Number Tru AT93C46D Date Codes Y = Year 4: 2014 8: 2018 5: 2015 9: 2015	M = Month A: January B: February	WW = Work Week of A		% = M	
Catalog Number Tru AT93C46D Date Codes Y = Year 4: 2014 8: 2018	M = Month A: January B: February	WW = Work Week of A 02: Week 2		% = M	
Catalog Number Tru AT93C46D Date Codes Y = Year 4: 2014 8: 2018 5: 2015 9: 2019 6: 2016 0: 2020 7: 2017 1: 2022	M = Month A: January B: February L: December	WW = Work Week of A 02: Week 2 04: Week 4 		% = M 1: 1.	
Catalog Number Tru AT93C46D Date Codes Y = Year 4: 2014 8: 2018 5: 2015 9: 2019 6: 2016 0: 2020 7: 2017 1: 2024 Country of Assemble	M = Month A: January B: February L: December y L	WW = Work Week of A 02: Week 2 04: Week 4 52: Week 52	ssembly	% = M 1: 1. Grade/Lea	.8V min
Catalog Number Tru AT93C46D Date Codes Y = Year 4: 2014 8: 2018 5: 2015 9: 2019 6: 2016 0: 2020 7: 2017 1: 2022	M = Month A: January B: February L: December y L	WW = Work Week of A 02: Week 2 04: Week 4 52: Week 52 .ot Number	ssembly	% = M 1: 1. Grade/Lea H: In	8V min d Finish Material
Catalog Number Tru AT93C46D Date Codes Y = Year 4: 2014 8: 2018 5: 2015 9: 2019 6: 2016 0: 2020 7: 2017 1: 2024 Country of Assemble	M = Month A: January B: February L: December y L	WW = Work Week of A 02: Week 2 04: Week 4 52: Week 52 .ot Number	ssembly	% = M 1: 1. Grade/Lea H: In	.8V min d Finish Material Idustrial/NiPdAu Idustrial/Matte Tin/Sn/
Note 2 Catalog Number Tru AT93C46D Date Codes Y = Year 4: 2014 8: 2018 4: 2014 8: 2018 0: 2020 7: 2015 9: 2019 0: 2020 7: 2017 1: 2022 Country of Assemble @ = Country of Assemble Trace Code Code	M = Month A: January B: February L: December y L by L	WW = Work Week of A 02: Week 2 04: Week 4 52: Week 52 .ot Number AAA = Atmel Wafer Lot Numb	ssembly	% = M 1: 1. Grade/Lea H: In U: In	8V min d Finish Material Idustrial/NiPdAu Idustrial/Matte Tin/Sn/
Note 2 Catalog Number Tru AT93C46D Date Codes Y = Year 4: 2014 8: 2018 4: 2014 8: 2018 0: 2020 7: 2015 9: 2019 0: 2020 7: 2017 1: 2022 Country of Assemble @ = Country of Assemble Trace Code Code	M = Month A: January B: February L: December y L mbly A	WW = Work Week of A 02: Week 2 04: Week 4 52: Week 52 .ot Number AAA = Atmel Wafer Lot Numb	ssembly	% = M 1: 1. Grade/Lea H: In U: In Atmel Trur	8V min d Finish Material idustrial/NiPdAu idustrial/Matte Tin/Sn/ ncation tmel tmel
Note 2 Catalog Number Tru AT93C46D Date Codes Y = Year 4: 2014 8: 2018 4: 2014 8: 2018 5: 2015 9: 2019 6: 2016 0: 2020 7: 2017 1: 2022 Country of Assemble @ = Country of Assemble Trace Code XX = Trace Code (Attal	M = Month A: January B: February L: December y L mbly A	WW = Work Week of A 02: Week 2 04: Week 4 52: Week 52 .ot Number AAA = Atmel Wafer Lot Numb	ssembly	% = M 1: 1. Grade/Lea H: In U: In Atmel Trur AT: A ATM: A	8V min d Finish Material idustrial/NiPdAu idustrial/Matte Tin/Sn/ ncation tmel tmel
Note 2 Catalog Number Tru AT93C46D Date Codes Y = Year 4: 2014 8: 2018 4: 2014 8: 2018 0: 2020 7: 2015 9: 2019 6: 2016 0: 2020 7: 2017 1: 2024 Country of Assemble @ = Country of Assemble @ Trace Code XX = Trace Code (Atta Example: AA, Atta Atta Atta Atta Atta Atta Atta	M = Month A: January B: February L: December y L mbly A	WW = Work Week of A 02: Week 2 04: Week 4 52: Week 52 .ot Number AAA = Atmel Wafer Lot Numb	ssembly	% = M 1: 1. Grade/Lea H: In U: In Atmel Trur AT: A ATM: A	8V min d Finish Material idustrial/NiPdAu idustrial/Matte Tin/Sn/ ncation tmel tmel
Note 2 Catalog Number Tru AT93C46D Date Codes Y = Year 4: 2014 8: 2018 4: 2014 8: 2018 5: 2015 9: 2019 6: 2016 0: 2020 7: 2017 1: 2022 Country of Assemble @ = Country of Assemble Trace Code XX = Trace Code (Attal	M = Month A: January B: February L: December y L mbly A msl. Lot Numbers Corrected AB YZ, ZZ	WW = Work Week of A 02: Week 2 04: Week 4 52: Week 52 .ot Number AAA = Atmel Wafer Lot Numb	ssembly per	% = M 1: 1. Grade/Lea H: In U: In Atmel Trur AT: A ATM: A	8V min d Finish Material idustrial/NiPdAu idustrial/Matte Tin/Sn/ ncation tmel tmel tmel

10. Packaging Information


10.1 8S1 — 8-lead JEDEC SOIC






Atmel


10.3 8MA2 — 8-pad UDFN





Atmel

10.5 8U3-1 - 8-ball VFBGA



11. Revision History

Revision No.	Date	Comments
5193H	01/2015	Added the UDFN expanded quantity option and the ordering information section. Updated the 8MA2 and 8P3 package drawings.
5193G	08/2014	Updated package drawings, template, logos, and disclaimer page.
5193F	01/2008	Removed the 'preliminary' status.
5193E	11/2007	Modified the 'max' value in AC Characteristics table.
5193D	08/2007	Moved Pinout figure. Added new feature for Die Sales. Modified Ordering Information table layout. Modified Park Marking Schemes.
5193C	06/2007	Updated to new template. Added Product Markup Scheme. Added Technical email contact. Corrected Figures 4 and 5.
5193B	02/2007	Added 'Ultra Thin' description to 8-lead Mini-MAP package.
5193A	01/2007	Initial document release.



Atmel Enabling Unlimited Possibilities®



Т

Atmel Corporation 1600 Technology Drive, San Jose, CA 95110 USA T: (+

T: (+1)(408) 441.0311

F: (+1)(408) 436.4200

www.atmel.com

© 2015 Atmel Corporation. / Rev.: Atmel-5193H-SEEPROM-AT93C46D-Datasheet_012015.

Atmel[®], Atmel logo and combinations thereof, Enabling Unlimited Possibilities[®], and others are registered trademarks or trademarks of Atmel Corporation in U.S. and other countries. Other terms and product names may be trademarks of others.

DISCLAIMER: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN THE ATMEL TERMS AND CONDITIONS OF SALES LOCATED ON THE ATMEL WEBSITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS AND PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and products descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

SAFETY-CRITICAL, MILITARY, AND AUTOMOTIVE APPLICATIONS DISCLAIMER: Atmel products are not designed for and will not be used in connection with any applications where the failure of such products would reasonably be expected to result in significant personal injury or death ("Safety-Critical Applications") without an Atmel officer's specific written consent. Safety-Critical Applications include, without limitation, life support devices and systems, equipment or systems for the operation of nuclear facilities and weapons systems. Atmel products are not designed nor intended for use in military or aerospace applications or environments unless specifically designated by Atmel as military-grade. Atmel products are not designed nor intended for use in automotive applications unless specifically designated by Atmel as automotive-grade.