

### **FEATURES**

- 3.3 Volt power supply
- Fast 35ns read/write cycle
- SRAM compatible timing
- Unlimited read & write endurance
- Commercial, Industrial, and Extended Temperatures
- Data non-volatile for >20 years at temperature
- RoHS-compliant TSOP2 and BGA packages available

## **BENEFITS**

- One memory replaces FLASH, SRAM, EEPROM and BBSRAM in system for simpler, more efficient designs
- Improves reliability by replacing battery-backed SRAM
- Automatic data protection on power loss

## 64K x 16 MRAM Memory



44-pin TSOP2



48-ball BGA

## INTRODUCTION

The MROA16A is a 1,048,576-bit magnetoresistive random access memory (MRAM) device organized as 65,536 words of 16 bits. The

MR0A16A offers SRAM compatible 35 ns read/write timing with unlimited endurance. Data is always non-volatile for greater than 20 years. Data is automatically protected on power loss by low-voltage inhibit circuitry to prevent writes with voltage out of specification.

MROA16A is the ideal memory solution for applications that must permanently store and retrieve critical data and programs quickly.

The MR0A16B is available in a small footprint 48-pin ball grid array (BGA) package and a 44-pin thin small outline package (TSOP Type 2). These packages are compatible with similar low-power SRAM products and other nonvolatile RAM products.

The MROA16A provides highly reliable data storage over a wide range of temperatures. The product is available with commercial temperature (0 to +70 °C), industrial temperature (-40 to +85 °C), and extended temperature (-40 to +105 °C) range options.



# **TABLE OF CONTENTS**

FEA	TURES	1
BEN	IEFITS	1
INT	RODUCTION	1
BLC	OCK DIAGRAM AND PIN ASSIGNMENTS	5
	Figure 1 – Block Diagram	5
	Table 1 – Pin Functions	5
	Figure 2 – MR0A16A Package Pinouts	6
	Table 2 – Operating Modes	6
ABS	SOLUTE MAXIMUM RATINGS	
	Table 3 – Absolute Maximum Ratings <sup>1</sup>	7
OPE	ERATING CONDITIONS	8
	Table 4 – Operating Conditions	8
F	Power Up and Power Down Sequencing	9
	Figure 3 – Power Up and Power Down Timing	9
	Table 5 – DC Characteristics	10
	Table 6 – Power Supply Characteristics	10
TIM	ING SPECIFICATIONS	
	Table 7 – Capacitance <sup>1</sup>	11
	Table 8 – AC Measurement Conditions	11
	Figure 4 – Output Load Test Low and High	11
	Figure 5 – Output Load Test All Others	
	Table 9 – Read Cycle Timing <sup>1</sup>	12
	Figure 6 – Read Cycle 1	13
	Figure 7 – Read Cycle 2	13
	Table 10 – Write Cycle Timing 1 ( $\overline{W}$ Controlled) <sup>1</sup>	14



# **TABLE OF CONTENTS - continued**

	Figure 8 – Write Cycle Timing 1 (W Controlled)	
	Table 11 – Write Cycle Timing 2 (E Controlled) <sup>1</sup>	16
	Figure 9 – Write Cycle Timing 2 (E Controlled)	.16
	Table 12 – Write Cycle Timing 3 (LB/UB Controlled) <sup>1</sup>	17
	Figure 10 – Write Cycle Timing 3 (UB/LB Controlled)	.17
ORD	DERING INFORMATION	18
	Table 13 – Part Numbering System	.18
	Table 14 – MR0A16A Ordering Part Numbers	.18
PAC	KAGE OUTLINE DRAWINGS	19
	Figure 11 – 44-pin TSOP2	.19
	Figure 12 – 48-ball FBGA	.20
REV	ISION HISTORY	21
HOV	N TO REACH US	21



## **BLOCK DIAGRAM AND PIN ASSIGNMENTS**





Figure 1 – Block Diagram

**Table 1 – Pin Functions** 

Signal Name	Function
Α	Address Input
Ē	Chip Enable
W	Write Enable
G	Output Enable
UB	Upper Byte Enable
LB	Lower Byte Enable
DQ	Data I/O
V <sub>DD</sub>	Power Supply
V <sub>SS</sub>	Ground
DC	Do Not Connect
NC	No Connection







44-Pin TSOP Type 2

48-Pin BGA

**Table 2 – Operating Modes** 

E <sup>1</sup>	G <sup>1</sup>	$\overline{\mathbf{W}}^{1}$	LB <sup>1</sup>	UB <sup>1</sup>	Mode	V <sub>DD</sub> Current	DQL[7:0] <sup>2</sup>	DQU[15:8] <sup>2</sup>
Н	Х	Χ	Х	Х	Not selected	I <sub>SB1</sub> , I <sub>SB2</sub>	Hi-Z	Hi-Z
L	Н	Н	Х	Х	Output disabled	I <sub>DDR</sub>	Hi-Z	Hi-Z
L	Х	Χ	Н	Н	Output disabled	I <sub>DDR</sub>	Hi-Z	Hi-Z
L	L	Н	L	Н	Lower Byte Read	I <sub>DDR</sub>	D <sub>Out</sub>	Hi-Z
L	L	Н	Н	L	Upper Byte Read	I <sub>DDR</sub>	Hi-Z	D <sub>Out</sub>
L	L	Н	L	L	Word Read	I <sub>DDR</sub>	D <sub>Out</sub>	D <sub>Out</sub>
L	Х	L	L	Н	Lower Byte Write	I <sub>DDW</sub>	D <sub>in</sub>	Hi-Z
L	Х	L	Н	L	Upper Byte Write	I <sub>DDW</sub>	Hi-Z	D <sub>in</sub>
L	Х	L	L	L	Word Write	I <sub>DDW</sub>	D <sub>in</sub>	D <sub>in</sub>

 $<sup>^{1}</sup>$  H = high, L = low, X = don't care

<sup>&</sup>lt;sup>2</sup> Hi-Z = high impedance



### ABSOLUTE MAXIMUM RATINGS

This device contains circuitry to protect the inputs against damage caused by high static voltages or electric fields; however, normal precautions should be taken to avoid application of any voltage greater than maximum rated voltages to these high-impedance (Hi-Z) circuits.

The device also contains protection against external magnetic fields. Precautions should be taken to avoid application of any magnetic field more intense than the maximum field intensity specified in the maximum ratings.

Permanent device damage may occur if absolute maximum ratings are exceeded. Functional operation should be restricted to recommended operating conditions. Exposure to excessive voltages or magnetic fields could affect device reliability.

Table 3 – Absolute Maximum Ratings 1

Symbol	Parameter	Temp Range	Package	Value	Unit	
V <sub>DD</sub>	Supply voltage <sup>2</sup>	-	-	-0.5 to 4.0	V	
V <sub>IN</sub>	Voltage on any pin <sup>2</sup>	-	-	-0.5 to V <sub>DD</sub> + 0.5	V	
I <sub>OUT</sub>	Output current per pin	-	-	±20	mA	
P <sub>D</sub>	Package power dissipation <sup>3</sup>	-	Note 3	0.600	W	
		Commercial	-	-10 to 85		
T <sub>BIAS</sub>	Temperature under bias	Industrial	-	-45 to 95	°C	
		Extended	-	-45 to 110		
T <sub>stg</sub>	Storage Temperature	-	-	-55 to 150	°C	
T <sub>Lead</sub>	Lead temperature during solder (3 minute max)	-	-	260	°C	
		Commercial	TSOP2, BGA	2,000		
H <sub>max_write</sub>	Maximum magnetic field during write	Industrial, Ex-	BGA	2,000	A/m	
	Witte	tended	TSOP2	10,000		
		Commercial	TSOP2, BGA	8,000		
H <sub>max_read</sub>	Maximum magnetic field during read or standby	Industrial, Ex-	BGA	8,000	A/m	
	·	tended	TSOP2	10,000		

- 1. Permanent device damage may occur if absolute maximum ratings are exceeded. Functional operation should be restricted to recommended operating conditions. Exposure to excessive voltages or magnetic fields could affect device reliability.
- 2. All voltages are referenced to  $V_{cc}$ .
- 3. Power dissipation capability depends on package characteristics and use environment.



## **OPERATING CONDITIONS**

## **Table 4 - Operating Conditions**

Symbol	Parameter	Temp Range	Min	Typical	Max	Unit
V <sub>DD</sub>	Power supply voltage <sup>1</sup>	All	3.0	3.3	3.6	V
V <sub>WI</sub>	Write inhibit voltage	All	2.5	2.7	3.0 <sup>1</sup>	V
V <sub>IH</sub>	Input high voltage	All	2.2	-	V <sub>DD</sub> + 0.3 <sup>2</sup>	V
V <sub>IL</sub>	Input low voltage	All	-0.5 <sup>3</sup>	-	0.8	V
		Commercial	0		70	
T <sub>A</sub>	Ambient Temperature under bias	Industrial	-40		85	°C
		Extended	-40		105	

- 1. There is a 2 ms startup time once  $V_{DD}$  exceeds  $V_{DD}$  (min). See **Power Up and Power Down Sequencing** below.
- 2.  $V_{IH}(max) = V_{DD} + 0.3 V_{DC}$ ;  $V_{IH}(max) = V_{DD} + 2.0 V_{AC}$  (pulse width  $\leq 10$  ns) for  $I \leq 20.0$  mA.
- 3.  $V_{IL}(min) = -0.5 V_{DC}$ ;  $V_{IL}(min) = -2.0 V_{AC}$  (pulse width  $\leq 10$  ns) for  $I \leq 20.0$  mA.



## **Power Up and Power Down Sequencing**

The MRAM is protected from write operations whenever  $V_{DD}$  is less than  $V_{WI}$ . As soon as  $V_{DD}$  exceeds  $V_{DD(min)}$ , there is a startup time of 2 ms before read or write operations can start. This time allows memory power supplies to stabilize.

The  $\overline{E}$  and  $\overline{W}$  control signals should track  $V_{DD}$  on power up to  $V_{DD}^{-}$  0.2 V or  $V_{IH}$  (whichever is lower) and remain high for the startup time. In most systems, this means that these signals should be pulled up with a resistor so that signal remains high if the driving signal is Hi-Z during power up. Any logic that drives  $\overline{E}$  and  $\overline{W}$  should hold the signals high with a power-on reset signal for longer than the startup time.

During power loss or brownout where  $V_{DD}$  goes below  $V_{WI'}$  writes are protected and a startup time must be observed when power returns above  $V_{DD(min)}$ .




Figure 3 - Power Up and Power Down Timing



## **Table 5 – DC Characteristics**

Symbol	Parameter	Condition	Min	Max	Unit
I <sub>Ikg(I)</sub>	Input leakage current	All	-	±1	μΑ
I <sub>Ikg(O)</sub>	Output leakage current	All	-	±1	μΑ
V	Output low voltage	I <sub>OL</sub> = +4 mA	-	0.4	V
V <sub>OL</sub>		I <sub>OL</sub> = +100 μA		V <sub>SS</sub> + 0.2	V
V	Output high voltage	I <sub>OH</sub> = -4 mA	2.4	-	V
V <sub>OH</sub>		I <sub>OH</sub> = -100 μA	V <sub>DD</sub> - 0.2		V

## **Table 6 – Power Supply Characteristics**

Symbol	Parameter	Condition	Temp Range	Typical	Max	Unit
I <sub>DDR</sub>	AC active supply current - read modes <sup>1</sup>	I <sub>OUT</sub> = 0 mA, V <sub>DD</sub> = max	All	55	80	mA
			Commer- cial	105	155	
I <sub>DDW</sub>	AC active supply current - write modes <sup>1</sup>	V <sub>DD</sub> = max	Industrial	105	165	mA
			Extended	105	165	
I <sub>SB1</sub>	AC standby current	V <sub>DD</sub> = max, E = V <sub>IH</sub> No other restrictions on other inputs	All	18	28	mA
I <sub>SB2</sub>	CMOS standby current	$E \ge V_{DD} - 0.2 \text{ V and } V_{In} \le V_{SS} + 0.2 \text{ V or } \ge V_{DD} - 0.2 \text{ V}$ $V_{DD} = \text{max}, f = 0 \text{ MHz}$		9	12	mA

### Notes:

1. All active current measurements are measured with one address transition per cycle and at minimum cycle time.



### **TIMING SPECIFICATIONS**

## **Table 7 – Capacitance**<sup>1</sup>

Symbol	Parameter	Typical	Max	Unit
C <sub>In</sub>	Address input capacitance	-	6	pF
C <sub>In</sub>	Control input capacitance	-	6	pF
C <sub>I/O</sub>	Input/Output capacitance	-	8	pF

### Notes:

1. f = 1.0 MHz, dV = 3.0 V,  $T_A = 25$  °C, periodically sampled rather than 100% tested.

### **Table 8 – AC Measurement Conditions**

Parameter	Value	Unit	
Logic input timing measurement reference level	1.5	V	
Logic output timing measurement reference level	1.5	V	
Logic input pulse levels	0 or 3.0	V	
Input rise/fall time		ns	
Output load for low and high impedance parameters		gure 4	
Output load for all other timing parameters	See Figure 5		

Figure 4 - Output Load Test Low and High





Figure 5 – Output Load Test All Others






## **Table 9 – Read Cycle Timing<sup>1</sup>**

Symbol	Parameter	Min	Max	Unit
<sup>t</sup> AVAV	Read cycle time	35	-	ns
<sup>t</sup> AVQV	Address access time	-	35	ns
<sup>t</sup> ELQV	Enable access time <sup>2</sup>	-	35	ns
<sup>t</sup> GLQV	Output enable access time	-	15	ns
<sup>t</sup> BLQV	Byte enable access time	-	15	ns
<sup>t</sup> AXQX	Output hold from address change	3	-	ns
<sup>t</sup> ELQX	Enable low to output active <sup>3</sup>	3	-	ns
<sup>t</sup> GLQX	Output enable low to output active <sup>3</sup>	0	-	ns
<sup>t</sup> BLQX	Byte enable low to output active <sup>3</sup>	0	-	ns
<sup>t</sup> EHQZ	Enable high to output Hi-Z <sup>3</sup>	0	15	ns
<sup>t</sup> GHQZ	Output enable high to output Hi-Z <sup>3</sup>	0	10	ns
<sup>t</sup> BHQZ	Byte high to output Hi-Z <sup>3</sup>	0	10	ns

- 1. W is high for read cycle. Power supplies must be properly grounded and decoupled, and bus contention conditions must be minimized or eliminated during read or write cycles.
- 2. Addresses valid before or at the same time E goes low.
- 3. This parameter is sampled and not 100% tested. Transition is measured ±200 mV from the steady-state voltage.




## Figure 6 – Read Cycle 1



Note: Device is continuously selected  $(\overline{E} \le V_{lL}, \overline{G} \le V_{lL})$ .

Figure 7 – Read Cycle 2





## Table 10 – Write Cycle Timing 1 (W Controlled) 1

Symbol	Parameter	Min	Max	Unit
<sup>t</sup> AVAV	Write cycle time <sup>2</sup>	35	-	ns
<sup>t</sup> AVWL	Address set-up time	0	-	ns
<sup>t</sup> AVWH	Address valid to end of write (G high)	18	-	ns
<sup>t</sup> AVWH	Address valid to end of write (G low)	20	-	ns
<sup>t</sup> WLWH <sup>t</sup> WLEH	Write pulse width (G high)	15	-	ns
<sup>t</sup> WLWH	Write pulse width (G low)	15	-	ns
<sup>t</sup> DVWH	Data valid to end of write	10	-	ns
<sup>t</sup> WHDX	Data hold time	0	-	ns
<sup>t</sup> WLQZ	Write low to data Hi-Z <sup>3</sup>	0	12	ns
<sup>t</sup> WHQX	Write high to output active <sup>3</sup>	3	-	ns
<sup>t</sup> WHAX	Write recovery time	12	-	ns

- 1. All write occurs during the overlap of  $\overline{E}$  low and  $\overline{W}$  low. Power supplies must be properly grounded and decoupled and bus contention conditions must be minimized or eliminated during read and write cycles. If  $\overline{G}$  goes low at the same time or after  $\overline{W}$  goes low, the output will remain in a high impedance state. After  $\overline{W}$  or  $\overline{E}$  has been brought high, the signal must remain in steady-state high for a minimum of 2 ns. The minimum time between  $\overline{E}$  being asserted low in one cycle to  $\overline{E}$  being asserted low in a subsequent cycle is the same as the minimum cycle time allowed for the device.
- 2. All write cycle timings are referenced from the last valid address to the first transition address.
- 3. This parameter is sampled and not 100% tested. Transition is measured  $\pm 200$  mV from the steady-state voltage. At any given voltage or temperate,  $t_{WLOZ}(max) < t_{WHOX}(min)$










Table 11 –	Write	Cycle Timing	2	( <b>E</b> Controlled) <sup>1</sup>
Iable II -	AAIICE	Cycle Illilling	_	(L Controlled)

Symbol	Parameter	Min	Max	Unit
<sup>t</sup> AVAV	Write cycle time <sup>2</sup>	35	-	ns
<sup>t</sup> AVEL	Address set-up time	0	-	ns
<sup>t</sup> AVEH	Address valid to end of write (G high)	18	-	ns
<sup>t</sup> AVEH	Address valid to end of write (G low)	20	-	ns
<sup>t</sup> ELEH	Enable to end of write (G high)	15	_	ns
<sup>t</sup> ELWH	Lifable to end of write (a flight)	13	-	
<sup>t</sup> ELEH	Enable to end of write (G low) <sup>3</sup>	15		nc
<sup>t</sup> ELWH	Litable to end of write (d low)	15	_	ns
<sup>t</sup> DVEH	Data valid to end of write	10	-	ns
<sup>t</sup> EHDX	Data hold time	0	-	ns
<sup>t</sup> EHAX	Write recovery time	12	-	ns

- 1. All write occurs during the overlap of  $\overline{E}$  low and  $\overline{W}$  low. Power supplies must be properly grounded and decoupled and bus contention conditions must be minimized or eliminated during read and write cycles. If  $\overline{G}$  goes low at the same time or after W goes low, the output will remain in a high impedance state. After  $\overline{W}$  or  $\overline{E}$  has been brought high, the signal must remain in steady-state high for a minimum of 2 ns. The minimum time between  $\overline{E}$  being asserted low in one cycle to  $\overline{E}$  being asserted low in a subsequent cycle is the same as the minimum cycle time allowed for the device.
- 2. All write cycle timings are referenced from the last valid address to the first transition address.
- 3. If  $\overline{E}$  goes low at the same time or after  $\overline{W}$  goes low, the output will remain in a high-impedance state. If  $\overline{E}$  goes high at the same time or before  $\overline{W}$  goes high, the output will remain in a high-impedance state.




Figure 9 – Write Cycle Timing 2 (E Controlled)



Table 12 − Write Cycle Timing 3 (LB/UB Controlled)<sup>1</sup>

Symbol	Parameter	Min	Max	Unit	
<sup>t</sup> AVAV	Write cycle time <sup>2</sup>	35	-	ns	
<sup>t</sup> AVBL	Address set-up time	0	-	ns	
<sup>t</sup> AVBH	Address valid to end of write (G high)		-	ns	
AVDIT	Address valid to end of write (G low)	20	-	ns	
<sup>t</sup> BLEH	Write pulse width (G high)	15	-	ns	
<sup>t</sup> BLWH	Write puise width (a mgh)	13		113	
<sup>t</sup> BLEH	Write pulse width (G low)	15		nc	
<sup>t</sup> BLWH	write pulse width (G low)	15	-	ns	
<sup>t</sup> DVBH	Data valid to end of write	10	-	ns	
<sup>t</sup> BHDX	Data hold time	0	-	ns	
<sup>t</sup> BHAX	Write recovery time	12	-	ns	

- All write occurs during the overlap of  $\overline{E}$  low and  $\overline{W}$  low. Power supplies must be properly grounded and decoupled and bus contention conditions must be minimized or eliminated during read and write cycles. If G goes low at the same time or after  $\overline{W}$ goes low, the output will remain in a high impedance state. After  $\overline{W}$ ,  $\overline{E}$  or  $\overline{UB}/\overline{LB}$  has been brought high, the signal must remain in steady-state high for a minimum of 2 ns. If both byte control signals are asserted, the two signals must have no more than 2 ns skew between them. The minimum time between  $\overline{E}$  being asserted low in one cycle to  $\overline{E}$  being asserted low in a subsequent cycle is the same as the minimum cycle time allowed for the device.
- All write cycle timings are referenced from the last valid address to the first transition address.

A (ADDRESS) **t**AVEH ► t<sub>BHAX</sub> E (CHIP ENABLE) W (WRITE ENABLE) t avbt **t**BLEH <sup>t</sup>BLWH UB, LB (BYTE ENABLED) tDVBH t BHDX Data Valid O (DATA OUT)

Figure 10 – Write Cycle Timing 3 (UB/LB Controlled)



## **ORDERING INFORMATION**

**Table 13 – Part Numbering System** 

	Product Family	Number	MR	4	Α	16	В	1				
			Memory	Density	Туре	I/O Width	Rev.	Temp	Package	Speed	Packing	Grade
	<b>Ordering Part</b>	Number	MR	0	Α	16	Α	С	MA	35	R	ES
MRAM		MR										
256 Kb		256										
1 Mb		0										
4 Mb		2										
16 Mb		4										
Async 3.3v		Α										
Async 3.3v Vdd and 1.8v	/ Vddq	D										
8-bit		8										
16-bit		16										
Rev A		Α										
Rev B		В										
Commercial	0 to 70°C	Blank						_				
Industrial	-40 to 85°C	С										
Extended	-40 to 105°C	V										
AEC Q-100 Grade 1	-40 to 125°C	М										
44-TSOP-2		YS										
48-FBGA		MA										
32-SOIC		SO										
35 ns		35										
45 ns		45										
Tray		Blank										
Tape and Reel		R										
Engineering Samples	5	ES		·					·			
Customer Samples		Blank										
Mass Production		Blank										
Product Family Number	and Ordering Dort I	Mumbar aire	on ore for illu	stration only								

Product Family Number and Ordering Part Number given are for illustration only.


**Table 14 – MR0A16A Ordering Part Numbers** 


Temp Grade	Temp	Package	Shipping	Ordering Part Number			
		44-TSOP2	Tray	MR0A16AYS35			
Commercial	0.45 + 70.96	44-13OF2	Tape and Reel	MR0A16AYS35R			
Commercial	0 10 +70 C	0 to +70 °C Tray MR0A16AMA35		MR0A16AMA35			
		48-BGA	Tape and Reel	MR0A16AMA35R			
	-40 to +85 °C	44-TSOP2	Tray	MR0A16ACYS35			
Industrial		44-13UP2	Tape and Reel	MR0A16ACYS35R			
industrial		40 DCA	Tray	MR0A16ACMA35			
		48-BGA	Tape and Reel	MR0A16ACMA35R			
		44-TSOP2	Tray	MR0A16AVYS35			
Extended	-40 to +105 °C Tray MR0A16AVYS.	MR0A16AVYS35R					
Lxterided		48-BGA	Tray	MR0A16AVMA35			
		HO-DGA	Tape and Reel	MR0A16AVMA35R			





## **PACKAGE OUTLINE DRAWINGS**

## Figure 11 – 44-pin TSOP2










- Dimensions and tolerances per ASME Y14.5M - 1994.
- 2. Dimensions in Millimeters.
- 3. Dimensions do not include mold protrusion.
- 4. Dimension does not include DAM bar protrusions.
- DAM Bar protrusion shall not cause the lead width to exceed 0.58.



Figure 12 - 48-ball FBGA





### **REVISION HISTORY**

Revision	Date	Description of Change
0	Jun 18, 2007	Initial Advanced Information Release
1	Sept 21, 2007	Table 6, Applied Values to TBD's in IDD Specifications
2	Nov 12, 2007	Table 2, Changed IDDA to IDDR or IDDW
3	Sep 12, 2008	Reformat Datasheet for EverSpin, Add BGA Packaging Information, Add Tape & Reel Part Numbers, Add Power Sequencing Info, Correct IOH spec of VOH to -100 uA, Correct ac Test Conditions.
4	Feb 28, 2011	Add TSOPII Lead Cross-Section, Add Production Note. Converted to new document format.
5	Dec 9, 2011	Figure 2.1 cosmetic update. Figure 5.2 BGA package outline drawing revised for ball size. Updated logo and contact information.
6	August 6, 2012	Revised Table 1 and Figure 1 to be correct for x16 device. Revised magnetic immunity ratings for TSOP2 Industrial Grade. Revised figure 3. Complete document reformat and restructure.

### **HOW TO REACH US**

### **Home Page:**

www.everspin.com

#### E-Mail:

support@everspin.com orders@everspin.com sales@everspin.com

### USA/Canada/South and Central America

World Headquarters 1347 N. Alma School Road, Suite 220 Chandler, Arizona 85224 1-877-347-MRAM (6726) 1-480-347-1111

### **Europe, Middle East and Africa**

support.europe@everspin.com

### **Japan**

support.japan@everspin.com

### **Asia Pacific**

support.asia@everspin.com

Information in this document is provided solely to enable system and software implementers to use Everspin Technologies products. There are no express or implied licenses granted hereunder to design or fabricate any integrated circuit or circuits based on the information in this document. Everspin Technologies reserves the right to make changes without further notice to any products herein. Everspin makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Everspin Technologies assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters, which may be provided in Everspin Technologies data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters including "Typicals" must be validated for each customer application by customer's technical experts. Everspin Technologies does not convey any license under its patent rights nor the rights of others. Everspin Technologies products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Everspin Technologies product could create a situation where personal injury or death may occur. Should Buyer purchase or use Everspin Technologies products for any such unintended or unauthorized application, Buyer shall indemnify and hold Everspin Technologies and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Everspin Technologies was negligent regarding the design or manufacture of the part. Everspin™ and the Everspin logo are trademarks of Everspin Technologies, Inc. All other product or service names are the property of their respective owners.

Copyright © 2012 Everspin Technologies, Inc.



File Name: EST00354\_MR0A16A\_Datasheet\_Rev6 080512a