Single D-type flip-flop; positive-edge trigger

Rev. 2 — 23 September 2014

Product data sheet

1. General description

74AHC1G79-Q100 and 74AHCT1G79-Q100 are high-speed Si-gate CMOS devices. They provide a single positive-edge triggered D-type flip-flop.

Information on the data input is transferred to the Q output on the LOW-to-HIGH transition of the clock pulse. The D input must be stable one set-up time prior to the LOW-to-HIGH clock transition for predictable operation.

The AHC device has CMOS input switching levels and supply voltage range 2 V to 5.5 V.

The AHCT device has TTL input switching levels and supply voltage range 4.5 V to 5.5 V.

This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications.

2. Features and benefits

- Automotive product qualification in accordance with AEC-Q100 (Grade 1)
 Specified from -40 °C to +85 °C and from -40 °C to +125 °C
- Symmetrical output impedance
- High noise immunity
- Low power dissipation
- Balanced propagation delays
- SOT353-1 and SOT753 package options
- ESD protection:
 - MIL-STD-883, method 3015 exceeds 2000 V
 - HBM JESD22-A114F exceeds 2000 V
 - MM JESD22-A115-A exceeds 200 V (C = 200 pf, R = 0 Ω)



Single D-type flip-flop; positive-edge trigger

3. Ordering information

Table 1.	Ordering information
----------	----------------------

Type number	Package										
	Temperature range	Name	Description	Version							
74AHC1G79GW-Q100	–40 °C to +125 °C	TSSOP5	plastic thin shrink small outline package; 5 leads;	SOT353-1							
74AHCT1G79GW-Q100			body width 1.25 mm								
74AHC1G79GV-Q100	–40 °C to +125 °C	SC-74A	plastic surface-mounted package; 5 leads	SOT753							
74AHCT1G79GV-Q100											


4. Marking

Table 2.Marking codes


Type number	Marking ^[1]
74AHC1G79GW-Q100	AP
74AHCT1G79GW-Q100	A79
74AHC1G79GV-Q100	СР
74AHCT1G79GV-Q100	C79

[1] The pin 1 indicator is located on the lower left corner of the device, below the marking code.

5. Functional diagram




Single D-type flip-flop; positive-edge trigger



6. Pinning information

6.1 Pinning



6.2 Pin description

Table 3. Pin description

Symbol	Pin	Description
D	1	data input
СР	2	clock pulse input
GND	3	ground (0 V)
Q	4	data output
V _{CC}	5	supply voltage

Single D-type flip-flop; positive-edge trigger

7. Functional description

Table 4.Function table^[1]

Inputs	Output	
СР	D	Q + 1
\uparrow	L	L
\uparrow	Н	Н
L	X	Q

[1] H = HIGH voltage level;

L = LOW voltage level;

 \uparrow = LOW-to-HIGH CP transition;

X = don't care;

Q + 1 = state after the next LOW-to-HIGH CP transition.

8. Limiting values

Table 5.Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		Min	Max	Unit
V _{CC}	supply voltage			-0.5	+7.0	V
VI	input voltage			-0.5	+7.0	V
I _{IK}	input clamping current	V _I < -0.5 V		-20	-	mA
I _{ОК}	output clamping current	V_{O} < -0.5 V or V_{O} > V_{CC} + 0.5 V	<u>[1]</u>	-	±20	mA
I _O	output current	$-0.5 \text{ V} < \text{V}_{\text{O}} < \text{V}_{\text{CC}} + 0.5 \text{ V}$		-	±25	mA
I _{CC}	supply current			-	75	mA
I _{GND}	ground current			-75	-	mA
T _{stg}	storage temperature			-65	+150	°C
P _{tot}	total power dissipation	$T_{amb} = -40 \text{ °C to } +125 \text{ °C}$	[2]	-	250	mW

[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

[2] For both TSSOP5 and SC-74A packages: above 87.5 °C the value of Ptot derates linearly with 4.0 mW/K.

9. Recommended operating conditions

Table 6. Recommended operating conditions

Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	74AH	74AHC1G79-Q100			74AHCT1G79-Q100			
			Min	Тур	Max	Min	Тур	Max		
V _{CC}	supply voltage		2.0	5.0	5.5	4.5	5.0	5.5	V	
VI	input voltage		0	-	5.5	0	-	5.5	V	
Vo	output voltage		0	-	V _{CC}	0	-	V _{CC}	V	
T _{amb}	ambient temperature		-40	+25	+125	-40	+25	+125	°C	
Δt/ΔV in	input transition rise	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	-	-	100	-	-	-	ns/V	
	and fall rate	$V_{CC}=5.0~V\pm0.5~V$	-	-	20	-	-	20	ns/V	

Single D-type flip-flop; positive-edge trigger

10. Static characteristics

Table 7.Static characteristics

Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		25 °C		–40 °C to +85 °C		–40 °C to +125 °C		Unit
			Min	Тур	Max	Min	Max	Min	Max	-
For type	74AHC1G79-Q	100				1	1	1	I	
VIH	HIGH-level	V _{CC} = 2.0 V	1.5	-	-	1.5	-	1.5	-	V
	input voltage	V _{CC} = 3.0 V	2.1	-	-	2.1	-	2.1	-	V
		V _{CC} = 5.5 V	3.85	-	-	3.85	-	3.85	-	V
VIL	LOW-level	V _{CC} = 2.0 V	-	-	0.5	-	0.5	-	0.5	V
	input voltage	V _{CC} = 3.0 V	-	-	0.9	-	0.9	-	0.9	V
		V _{CC} = 5.5 V	-	-	1.65	-	1.65	-	1.65	V
V _{OH}	HIGH-level	$V_{I} = V_{IH} \text{ or } V_{IL}$								-
	output voltage	$I_{O} = -50 \ \mu A; \ V_{CC} = 2.0 \ V$	1.9	2.0	-	1.9	-	1.9	-	V
		$I_{O} = -50 \ \mu A; \ V_{CC} = 3.0 \ V$	2.9	3.0	-	2.9	-	2.9	-	V
		$I_{O} = -50 \ \mu A; V_{CC} = 4.5 \ V$	4.4	4.5	-	4.4	-	4.4	-	V
		$I_{O} = -4.0 \text{ mA}; V_{CC} = 3.0 \text{ V}$	2.58	-	-	2.48	-	2.40	-	V
		$I_{O} = -8.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$	3.94	-	-	3.8	-	3.70	-	V
-	LOW-level	$V_{I} = V_{IH} \text{ or } V_{IL}$								-
	output voltage	$I_0 = 50 \ \mu A; \ V_{CC} = 2.0 \ V$	-	0	0.1	-	0.1	-	0.1	V
		$I_{O} = 50 \ \mu A; \ V_{CC} = 3.0 \ V$	-	0	0.1	-	0.1	-	0.1	V
		$I_{O} = 50 \ \mu A; V_{CC} = 4.5 \ V$	-	0	0.1	-	0.1	-	0.1	V
		I _O = 4.0 mA; V _{CC} = 3.0 V	-	-	0.36	-	0.44	-	0.55	V
		I _O = 8.0 mA; V _{CC} = 4.5 V	-	-	0.36	-	0.44	-	0.55	V
I	input leakage current	V _I = 5.5 V or GND; V _{CC} = 0 V to 5.5 V	-	-	0.1	-	1.0	-	2.0	μΑ
I _{CC}	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 5.5$ V	-	-	1.0	-	10	-	40	μΑ
CI	input capacitance		-	1.5	10	-	10	-	10	pF
For type	74AHCT1G79-	Q100							1	1
V _{IH}	HIGH-level input voltage	V_{CC} = 4.5 V to 5.5 V	2.0	-	-	2.0	-	2.0	-	V
V _{IL}	LOW-level input voltage	V_{CC} = 4.5 V to 5.5 V	-	-	0.8	-	0.8	-	0.8	V
V _{OH}	HIGH-level	$V_{I} = V_{IH} \text{ or } V_{IL}; V_{CC} = 4.5 \text{ V}$								
	output voltage	I _O = -50 μA	4.4	4.5	-	4.4	-	4.4	-	V
		I _O = -8.0 mA	3.94	-	-	3.8	-	3.70	-	V
V _{OL}	LOW-level	$V_{I} = V_{IH} \text{ or } V_{IL}; V_{CC} = 4.5 \text{ V}$								
	output voltage	I _O = 50 μA	-	0	0.1	-	0.1	-	0.1	V
		I _O = 8.0 mA	-	-	0.36	-	0.44	-	0.55	V
lı	input leakage current	V _I = 5.5 V or GND; V _{CC} = 0 V to 5.5 V	-	-	0.1	-	1.0	-	2.0	μΑ

All information provided in this document is subject to legal disclaimers.

Single D-type flip-flop; positive-edge trigger

Table 7. Static characteristics ...continued

Voltages are referenced to GND (ground = 0 V).

Symbol Parameter		Conditions		25 °C		-40 °C 1	o +85 °C	+85 °C –40 °C te		Unit
			Min	Тур	Max	Min	Max	Min	Max	
I _{CC}		$V_{I} = V_{CC} \text{ or GND; } I_{O} = 0 \text{ A;}$ $V_{CC} = 5.5 \text{ V}$	-	-	1.0	-	10	-	40	μA
Δl _{CC}		per input pin; V _I = 3.4 V; other inputs at V _{CC} or GND; $I_O = 0 A$; V _{CC} = 5.5 V	-	-	1.35	-	1.5	-	1.5	mA
CI	input capacitance		-	1.5	10	-	10	-	10	pF

11. Dynamic characteristics

Table 8. Dynamic characteristics

GND = 0 V; $t_r = t_f = \le 3.0$ ns. For test circuit, see <u>Figure 6</u>. For waveforms, see <u>Figure 5</u>.

							-			
Parameter	Conditions			25 °C		_40 °C	to +85 °C	–40 °C t	o +125 °C	Unit
			Min	Тур	Max	Min	Max	Min	Max	
74AHC1G79-	Q100									
propagation	CP to Q	<u>[1]</u>								
delay	$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	[2]								
	C _L = 15 pF		-	4.9	8.4	1.0	9.8	1.0	11.5	ns
	C _L = 50 pF		-	6.9	12.0	1.0	14.0	1.0	15.5	ns
	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	[3]								
	C _L = 15 pF		-	3.5	5.6	1.0	7.0	1.0	8.0	ns
	C _L = 50 pF		-	5.1	8.0	1.0	10.0	1.0	11.0	ns
set-up time	D to CP		3.0	1.0	-	3.0	-	4.0	-	ns
hold time	D to CP		+2.0	-1.0	-	2.0	-	3.0	-	ns
pulse width	clock HIGH or LOW		3.0	-	-	3.0	-	4.0	-	ns
maximum frequency			90	-	-	90	-	70	-	MHz
power dissipation capacitance	per buffer; $C_L = 50 \text{ pF}; \text{ f} = 1 \text{ MHz};$ $V_I = \text{GND to } V_{CC}$	<u>[4]</u>	-	15	-	-	-	-	-	pF
74AHCT1G79	9-Q100									
propagation	CP to Q	<u>[1]</u>								
delay	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	[3]								
	C _L = 15 pF		-	3.5	5.0	1.0	6.0	1.0	8.0	ns
	C _L = 50 pF		-	5.0	8.0	1.0	10.0	1.0	11.0	ns
set-up time	D to CP		3.0	1.0	-	3.0	-	4.0	-	ns
hold time	D to CP		+2.0	-1.0	-	2.0	-	3.0	-	ns
	propagation delay set-up time hold time pulse width maximum frequency power dissipation capacitance 74AHCT1G7S propagation delay set-up time	74AHC1G79-Q100propagation delayCP to Q $V_{CC} = 3.0 V$ to $3.6 V$ $C_L = 15 pF$ $C_L = 50 pF$ $V_{CC} = 4.5 V$ to $5.5 V$ $C_L = 50 pF$ $V_{CC} = 4.5 V$ to $5.5 V$ $C_L = 50 pF$ $V_{CC} = 50 pF$ set-up timeb to CPhold timeD to CPpulse widthclock HIGH or LOWmaximum frequencypower dissipation capacitancepropagation delayCP to Q $V_{CC} = 4.5 V$ to $5.5 V$ $C_L = 15 pF$ $C_L = 50 pF$ set-up timeD to CPset-up timeD to CPset-up timeD to CPfor a cols of the propagation delayCP to QV_{CC} = 4.5 V to 5.5 V $C_L = 15 pF$ $C_L = 50 pF$ set-up timeD to CP	74AHC1G79-Q100 propagation delay CP to Q [1] $V_{CC} = 3.0 \vee to 3.6 \vee$ [2] $C_L = 15 \text{ pF}$ $C_L = 50 \text{ pF}$ $V_{CC} = 4.5 \vee to 5.5 \vee$ [3] $C_L = 15 \text{ pF}$ $C_L = 50 \text{ pF}$ set-up time D to CP hold time D to CP pulse width clock HIGH or LOW maximum frequency Per buffer; [4] power per buffer; f = 1 MHz; [4] dissipation C_L = 50 pF; f = 1 MHz; [4] v_1 = GND to V_{CC} 74AHCT1G79-Q100 [1] propagation CP to Q [1] delay CP to Q [1] V_{CC} = 4.5 V to 5.5 V [3] C_L = 15 pF [2] [3] C_L = 15 pF [3] [3] C_L = 50 pF [3] [3]	Min 74AHC1G79-Q100 propagation delay CP to Q [1] $V_{CC} = 3.0 V$ to $3.6 V$ [2] $C_L = 15 \text{ pF}$ - $C_L = 50 \text{ pF}$ - $V_{CC} = 4.5 V$ to $5.5 V$ [3] $C_L = 50 \text{ pF}$ - $V_{CC} = 4.5 V$ to $5.5 V$ [3] $C_L = 50 \text{ pF}$ - $C_L = 50 \text{ pF}$ - set-up time D to CP 3.0 hold time D to CP +2.0 pulse width clock HIGH or LOW 3.0 maximum frequency per buffer; [4] power per buffer; f = 1 MHz; - c_L = 50 pF; f = 1 MHz; - - v _I = GND to V _{CC} - - C_L = 50 pF; f = 1 MHz; v _I = GND to V _{CC} - C_L = 50 pF for L = 15 pF - C_L = 15 pF - - C_L = 50 pF - - c_L = 50 pF - - c_L = 50 pF -	Min Typ 74AHC1G79-Q100 74AHC1G79-Q100 11 propagation delay CP to Q 11 $V_{CC} = 3.0 V$ to $3.6 V$ 12 $C_L = 15 pF$ 4.9 6.9 $V_{CC} = 4.5 V$ to $5.5 V$ 13 6.9 $V_{CC} = 4.5 V$ to $5.5 V$ 13 Set-up time D to CP 3.0 1.0 hold time D to CP 3.0 pulse width clock HIGH or LOW 3.0 maximum frequency 90 power per buffer; CL = 50 pF; f = 1 MHz; V_1 = GND to V_{CC} 15 tissipation capacitance CP to Q 11 15 fealay CP to Q 11 15 tissipation capacitance CP to Q 11 15	Min Typ Max 74AHC1G79-Q100 propagation delay CP to Q [1] V_{CC} = 3.0 V to 3.6 V [2] V_{CC} = 3.0 V to 3.6 V [2] V_{CC} = 15 pF 4.9 8.4 C_L = 50 pF 6.9 12.0 V_{CC} = 4.5 V to 5.5 V [3] C_L = 50 pF 3.5 5.6 C_L = 50 pF 3.0 1.0 set-up time D to CP 9.0 1.0 hold time D to CP +2.0 -1.0 pulse width clock HIGH or LOW 3.0 maximum frequency per buffer; [4] 15 power per buffer; [4] 15 fequency V _L = 6ND to V _{CC} power <t< td=""><td>Min Typ Max Min 74AHC1G79-Q100 propagation delay CP to Q [1] V_{CC} = 3.0 V to 3.6 V [2] C_L = 15 pF 4.9 8.4 1.0 C_L = 50 pF 6.9 12.0 1.0 V_{CC} = 4.5 V to 5.5 V [3] C_L = 15 pF 3.5 5.6 1.0 C_L = 50 pF 3.0 1.0 3.0 1.0 set-up time D to CP 3.0 1.0 3.0 1.0 set-up time D to CP 42.0 -1.0 2.0 pulse width clock HIGH or LOW 3.0 3.0 frequency Per buffer; [4] <t< td=""><td>Min Typ Max Min Max 74AHC1G79-Q100 propagation delay CP to Q [1] V_{CC} = 3.0 V to 3.6 V [2] C_L = 15 pF 4.9 8.4 1.0 9.8 C_L = 50 pF 6.9 12.0 1.0 14.0 V_{CC} = 4.5 V to 5.5 V [3] C_L = 15 pF 3.5 5.6 1.0 7.0 C_L = 50 pF 5.1 8.0 1.0 10.0 set-up time D to CP 3.0 1.0 pulse width clock HIGH or LOW 3.0 power per buffer; [4] 15 q12 = 50 pF; f</td><td>Min Typ Max Min Max Min 74AHC1G79-U00 74AHC1G79-U00 1</td><td>Min Typ Max Min Max Min Max 74AHC1G79-Q100 Propagation delay CP to Q [1] .</td></t<></td></t<>	Min Typ Max Min 74AHC1G79-Q100 propagation delay CP to Q [1] V_{CC} = 3.0 V to 3.6 V [2] C_L = 15 pF 4.9 8.4 1.0 C_L = 50 pF 6.9 12.0 1.0 V_{CC} = 4.5 V to 5.5 V [3] C_L = 15 pF 3.5 5.6 1.0 C_L = 50 pF 3.0 1.0 3.0 1.0 set-up time D to CP 3.0 1.0 3.0 1.0 set-up time D to CP 42.0 -1.0 2.0 pulse width clock HIGH or LOW 3.0 3.0 frequency Per buffer; [4] <t< td=""><td>Min Typ Max Min Max 74AHC1G79-Q100 propagation delay CP to Q [1] V_{CC} = 3.0 V to 3.6 V [2] C_L = 15 pF 4.9 8.4 1.0 9.8 C_L = 50 pF 6.9 12.0 1.0 14.0 V_{CC} = 4.5 V to 5.5 V [3] C_L = 15 pF 3.5 5.6 1.0 7.0 C_L = 50 pF 5.1 8.0 1.0 10.0 set-up time D to CP 3.0 1.0 pulse width clock HIGH or LOW 3.0 power per buffer; [4] 15 q12 = 50 pF; f</td><td>Min Typ Max Min Max Min 74AHC1G79-U00 74AHC1G79-U00 1</td><td>Min Typ Max Min Max Min Max 74AHC1G79-Q100 Propagation delay CP to Q [1] .</td></t<>	Min Typ Max Min Max 74AHC1G79-Q100 propagation delay CP to Q [1] V_{CC} = 3.0 V to 3.6 V [2] C_L = 15 pF 4.9 8.4 1.0 9.8 C_L = 50 pF 6.9 12.0 1.0 14.0 V_{CC} = 4.5 V to 5.5 V [3] C_L = 15 pF 3.5 5.6 1.0 7.0 C_L = 50 pF 5.1 8.0 1.0 10.0 set-up time D to CP 3.0 1.0 pulse width clock HIGH or LOW 3.0 power per buffer; [4] 15 q12 = 50 pF; f	Min Typ Max Min Max Min 74AHC1G79-U00 74AHC1G79-U00 1	Min Typ Max Min Max Min Max 74AHC1G79-Q100 Propagation delay CP to Q [1] .

Single D-type flip-flop; positive-edge trigger

Symbol	Parameter	rameter Conditions 25 °C		–40 °C 1	to +85 °C	–40 °C t	Unit			
			Min	Тур	Max	Min	Max	Min	Max	
t _W	pulse width	clock HIGH or LOW	3.0	-	-	3.0	-	4.0	-	ns
f _{max}	maximum frequency		90	-	-	90	-	70	-	MHz
C _{PD}	power dissipation capacitance	$\label{eq:constraint} \begin{array}{ll} \text{per buffer;} & [4] \\ C_L = 50 \text{ pF; } f = 1 \text{ MHz;} \\ V_I = \text{GND to } V_{\text{CC}} \end{array}$	-	16	-	-	-	-	-	pF

Table 8. Dynamic characteristics ... continued

[1] t_{pd} is the same as t_{PLH} and t_{PHL} .

- [2] Typical values are measured at V_{CC} = 3.3 V.
- [3] Typical values are measured at $V_{CC} = 5.0$ V.
- [4] C_{PD} is used to determine the dynamic power dissipation P_D (μ W).

 P_{D} = $C_{PD} \times V_{CC}{}^{2} \times f_{i}$ + $\sum (C_{L} \times V_{CC}{}^{2} \times f_{o})$ where:


 $f_i = input frequency in MHz;$

 $f_o = output frequency in MHz;$

C_L = output load capacitance in pF;

V_{CC} = supply voltage in Volts.

12. Waveforms




Nexperia

74AHC1G79-Q100; 74AHCT1G79-Q100

Single D-type flip-flop; positive-edge trigger

Table 9. Measurement points								
Туре	Inputs	Output						
	V _I V _M V _M							
74AHC1G79-Q100	GND to V _{CC}	$0.5 imes V_{CC}$	$0.5 imes V_{CC}$					
74AHCT1G79-Q100	GND to 3.0 V	1.5 V	$0.5 imes V_{CC}$					



Test data is given in Table 8. Definitions for test circuit:

 C_L = Load capacitance including jig and probe capacitance.

 R_T = Termination resistance should be equal to output impedance Z_0 of the pulse generator.

Fig 6. Test circuit for measuring switching times

Single D-type flip-flop; positive-edge trigger

13. Package outline




Fig 7. Package outline SOT353-1 (TSSOP5)

All information provided in this document is subject to legal disclaimers.

Nexperia

74AHC1G79-Q100; 74AHCT1G79-Q100

Single D-type flip-flop; positive-edge trigger




Fig 8. Package outline SOT753 (SC-74A)

All information provided in this document is subject to legal disclaimers.

Single D-type flip-flop; positive-edge trigger

14. Abbreviations

Table 10. Abbreviations			
Acronym	Description		
CDM	Charged Device Model		
DUT	Device Under Test		
ESD	ElectroStatic Discharge		
НВМ	Human Body Model		
ММ	Machine Model		
TTL	Transistor-Transistor Logic		
MIL	Military		

15. Revision history

Table 11.Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes	
74AHC_AHCT1G79_Q100 v.2	20140923	Product data sheet	-	74AHC_AHCT1G79_Q100 v.1	
Modifications:	• <u>Section 4</u> : table note added.				
74AHC_AHCT1G79_Q100 v.1	20130516	Product data sheet	-	-	

Single D-type flip-flop; positive-edge trigger

16. Legal information

16.1 Data sheet status

Document status[1][2]	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nexperia.com.

16.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any

representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and

customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

16.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia.

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of Nexperia.

Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use in automotive applications — This Nexperia product has been gualified for use in automotive

applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of a Nexperia product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale - Nexperia

products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nexperia.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by customer.

```
74AHC_AHCT1G79_Q100
```

Single D-type flip-flop; positive-edge trigger

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

16.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

17. Contact information

For more information, please visit: http://www.nexperia.com

For sales office addresses, please send an email to: salesaddresses@nexperia.com

Nexperia

74AHC1G79-Q100; 74AHCT1G79-Q100

Single D-type flip-flop; positive-edge trigger

18. Contents

General description 1
Features and benefits 1
Ordering information 2
Marking 2
Functional diagram 2
Pinning information 3
Pinning
Pin description 3
Functional description 4
Limiting values 4
Recommended operating conditions 4
Static characteristics 5
Dynamic characteristics 6
Waveforms 7
Package outline 9
Abbreviations 11
Revision history 11
Legal information 12
Data sheet status 12
Definitions 12
Disclaimers 12
Trademarks 13
Contact information 13
Contents 14