

AN-1953 LM3409HV Evaluation Board

1 Introduction

This evaluation board showcases the LM3409HV PFET controller for a buck current regulator. It is designed to drive 12 LEDs ($V_O = 42V$) at a maximum average LED current ($I_{LED} = 1.5A$) from a DC input voltage ($V = 48V$). The switching frequency ($f_{SW} = 400\text{ kHz}$) is targeted for the nominal operating point, however f_{SWIN} varies across the entire operating range. The circuit can accept an input voltage of 6V-75V. However, if the input voltage drops below the regulated LED string voltage, the converter goes into dropout and $V_O = V_{IN}$ ideally.

The PCB is made using 4 layers of 2 oz. copper with FR4 dielectric. The evaluation board showcases all features of the LM3409HV including analog dimming using the IADJ pin and internal PWM dimming using the EN pin. High frequency external parallel FET shunt PWM dimming can also be evaluated. The board has a header (J1) with a removable jumper, which is used to select the PWM dimming method.

The evaluation board has a right angle connector (J2) which can mate with an external LED load board allowing for the LEDs to be mounted close to the driver. This reduces potential ringing when there is no output capacitor. Alternatively, the LED+ and LED- turrets can be used to connect the LED load.

This board can be easily modified to demonstrate other operating points as shown in [Section 9](#). The **Design Procedure** section of the *LM3409/3409HV/3409Q/3409QHV PFET Buck Controller for High Power LED Drivers* ([SNVS602](#)) data sheet can be used to design for any set of specifications.





Figure 1. Efficiency with 12 Series LEDs AT 1.5A

Since the board contains a buck regulator designed for 48V input, the efficiency is very high at input voltages near or less than 48V. The switching frequency increases as input voltage increases, yielding lower efficiency at higher input voltages. Note that increasing the off-time resistor (R6) will increase the efficiency at high input voltage.

2 Schematic



3 Pin Descriptions

Pin(s)	Name	Description	Application Information
1	UVLO	Input under-voltage lockout	Connect to a resistor divider from V_{IN} and GND. Turn-on threshold is 1.24V and hysteresis for turn-off is provided by a 22 μ A current source.
2	IADJ	Analog LED current adjust	Apply a voltage between 0 - 1.24V, connect a resistor to GND, or leave open to set the current sense threshold voltage.
3	EN	Logic level enable / PWM dimming	Apply a voltage >1.74V to enable device, a PWM signal to dim, or a voltage <0.5V for low power shutdown.
4	COFF	Off-time programming	Connect resistor to V_O , and capacitor to GND to set the off-time.
5	GND	Ground	Connect to the system ground.
6	PGATE	Gate drive	Connect to the gate of the external PFET.
7	CSN	Negative current sense	Connect to the negative side of the sense resistor.
8	CSP	Positive current sense	Connect to the positive side of the sense resistor (V_{IN}).
9	VCC	V_{IN} -referenced linear regulator output	Connect at least a 1 μ F ceramic capacitor to V_{IN} . The regulator provides power for the PFET drive.
10	VIN	Input voltage	Connect to the input voltage.
DAP	DAP	Thermal pad on bottom of IC	Connect to pin 5 (GND). Place 4-6 vias from DAP to bottom GND plane.

4 Bill of Materials

Table 1. Bill of Materials

Qty	Part ID	Part Value	Manufacturer	Part Number
1	U1	Buck controller	NSC	LM3409HVMY
2	C1, C2	2.2 μ F X7R 10% 100V	MURATA	GRM43ER72A225KA01L
1	C3	0.1 μ F X7R 10% 100V	MURATA	GRM188R72A104KA35D
1	C4	1.0 μ F X7R 10% 16V	TDK	C1608X7R1C105K
1	C5	0.1 μ F X7R 10% 50V	MURATA	GRM319R71H104KA01D
1	C6	0.1 μ F X7R 10% 50V	MURATA	GCM188R71H104KA57D
1	C7	470pF X7R 10% 50V	TDK	C1608X7R1H471K
3	C8, D2, R11	No Load		
1	C9	2200pF X7R 10% 50V	MURATA	GRM188R71H222KA01D
1	Q1	PMOS 100V 3.8A	ZETEX	ZXMP10A18KTC
1	Q2	CMOS 30V 2A	FAIRCHILD	FDC6333C
1	Q3	NMOS 100V 7.5A	FAIRCHILD	FDS3672
1	D1	Schottky 100V 3A	VISHAY	SS3H10-E3/57T
1	L1	33 μ H 20% 3.2A	TDK	SLF12575T-330M3R2
2	R1, R2	1 Ω 1%	VISHAY	CRCW06031R00FNEA
1	R3	10k Ω 1%	VISHAY	CRCW060310K0FKEA
1	R4	100 Ω 1%	VISHAY	CRCW0603100RFKEA
1	R5	0 Ω 1%	VISHAY	CRCW06030000Z0EA
1	R6	16.5k Ω 1%	VISHAY	CRCW060316K5FKEA
1	R7	6.98k Ω 1%	VISHAY	CRCW06036K98FKEA
1	R8	49.9k Ω 1%	VISHAY	CRCW060349K9FKEA
1	R9	0.15 Ω 1% 1W	VISHAY	WSL2512R1500FEA
1	R10	1k Ω 1%	VISHAY	CRCW06031K00FKEA
1	J1	3 pin header	MOLEX	22-28-4033
1	J2	2x7 pin RA shrouded	SAMTEC	TSSH-107-01-S-D-RA
2	VIN, GND	banana jack	KEYSTONE	575-8
7	EN, Vadj, +5V, GND2, PWM2, LED+, LED-	turret	KEYSTONE	1502-2

5 PCB Layout

The two inner planes are GND and V_{IN} .




Figure 2. Top Layer




Figure 3. Bottom Layer

6 Design Procedure

6.1 Specifications

$$V_{IN} = 48V; V_{IN-MAX} = 75V$$

$$V_O = 42V$$

$$f_{SW} = 400kHz$$

$$I_{LED} = 1.5A$$

$$\Delta i_{LED-PP} = \Delta i_{L-PP} = 300mA$$

$$\Delta V_{IN-PP} = 1.44V$$

$$V_{TURN-ON} = 10V; V_{HYS} = 1.1V$$

$$\eta = 0.97$$

6.2 Nominal Switching Frequency

Assume $C7 = 470pF$ and $\eta = 0.97$. Solve for $R6$:

$$R6 = \frac{-\left(1 - \frac{V_O}{\eta \times V_{IN}}\right)}{(C7 + 20 \text{ pF}) \times f_{SW} \times \ln\left(1 - \frac{1.24V}{V_O}\right)}$$

$$R6 = \frac{-\left(1 - \frac{42V}{0.97 \times 48V}\right)}{490 \text{ pF} \times 400 \text{ kHz} \times \ln\left(1 - \frac{1.24V}{42V}\right)} = 16.7 \text{ k}\Omega \quad (1)$$

The closest 1% tolerance resistor is 16.5 k Ω therefore the actual t_{OFF} and target f_{SW} are:

$$t_{OFF} = -(C7 + 20 \text{ pF}) \times R6 \times \ln\left(1 - \frac{1.24V}{V_O}\right)$$

$$t_{OFF} = -490 \text{ pF} \times 16.5 \text{ k}\Omega \times \ln\left(1 - \frac{1.24V}{42V}\right) = 242 \text{ ns} \quad (2)$$

$$f_{SW} = \frac{1 - \left(\frac{V_O}{\eta \times V_{IN}}\right)}{t_{OFF}} = \frac{1 - \left(\frac{42V}{0.97 \times 48V}\right)}{242 \text{ ns}} = 404 \text{ kHz} \quad (3)$$

The chosen components from step 1 are:

$C7 = 470 \text{ pF}$ $R6 = 16.5 \text{ k}\Omega$
--

(4)

6.3 Inductor Ripple Current

Solve for L1:

$$L1 = \frac{V_O \times t_{OFF}}{\Delta i_{L-PP}} = \frac{42V \times 242 \text{ ns}}{300 \text{ mA}} = 33.9 \mu\text{H} \quad (5)$$

The closest standard inductor value is 33 μH therefore the actual Δi_{L-PP} is:

$$\Delta i_{L-PP} = \frac{V_O \times t_{OFF}}{L1} = \frac{42V \times 242 \text{ ns}}{33 \mu\text{H}} = 308 \text{ mA} \quad (6)$$

The chosen component from step 2 is:

$$\boxed{L1 = 33 \mu\text{H}} \quad (7)$$

6.4 Average LED Current

Determine I_{L-MAX} :

$$I_{L-MAX} = I_{LED} + \frac{\Delta i_{L-PP}}{2} = 1.5 \text{ A} + \frac{308 \text{ mA}}{2} = 1.65 \text{ A} \quad (8)$$

Assume $V_{ADJ} = 1.24 \text{ V}$ and solve for R9:

$$R9 = \frac{V_{ADJ}}{5 \times I_{L-MAX}} = \frac{1.24 \text{ V}}{5 \times 1.65 \text{ A}} = 0.15 \Omega \quad (9)$$

The closest 1% tolerance resistor is 0.15 Ω therefore the I_{LED} is:

$$I_{LED} = \frac{V_{ADJ}}{5 \times R9} - \frac{\Delta i_{L-PP}}{2}$$

$$I_{LED} = \frac{1.24 \text{ V}}{5 \times 0.15 \Omega} - \frac{308 \text{ mA}}{2} = 1.5 \text{ A} \quad (10)$$

The chosen component from step 3 is:

$$\boxed{R9 = 0.15 \Omega} \quad (11)$$

6.5 Output Capacitance

No output capacitance is necessary.

6.6 Input Capacitance

Determine t_{ON} :

$$t_{ON} = \frac{1}{f_{SW}} - t_{OFF} = \frac{1}{404 \text{ kHz}} - 242 \text{ ns} = 2.23 \mu\text{s} \quad (12)$$

Solve for C_{IN-MIN} :

$$C_{IN-MIN} = \frac{I_{LED} \times t_{ON}}{\Delta V_{IN-PP}} = \frac{1.5 \text{ A} \times 2.23 \mu\text{s}}{1.44 \text{ V}} = 2.32 \mu\text{F} \quad (13)$$

Choose C_{IN} :

$$C_{IN} = C_{IN-MIN} \times 1.75 = 4.07 \mu\text{F} \quad (14)$$

Determine I_{IN-RMS} :

$$I_{IN-RMS} = I_{LED} \times f_{SW} \times \sqrt{t_{ON} \times t_{OFF}}$$

$$I_{IN-RMS} = 1.5 \text{ A} \times 404 \text{ kHz} \times \sqrt{2.32 \mu\text{s} \times 242 \text{ ns}} = 446 \text{ mA} \quad (15)$$

The chosen components from step 5 are:

$$\boxed{\begin{array}{l} C1 = C2 = 2.2 \mu\text{F} \\ C3 = 0.1 \mu\text{F} \end{array}} \quad (16)$$

(17)

6.7 P-Channel MOSFET

Determine minimum Q1 voltage rating and current rating:

$$V_{T-MAX} = V_{IN-MAX} = 75V \quad (18)$$

$$I_T = D \times I_{LED} = \frac{V_O \times I_{LED}}{V_{IN} \times \eta} = \frac{42V \times 1.5A}{48V \times 0.97} = 1.35A \quad (19)$$

A 100V 3.8A PFET is chosen with $R_{DS-ON} = 190m\Omega$ and $Q_g = 20nC$. Determine I_{T-RMS} and P_T :

$$I_{T-RMS} = I_{LED} \times \sqrt{D \times \left(1 + \frac{1}{12} \times \left(\frac{\Delta i_{L-PP}}{I_{LED}} \right)^2 \right)}$$

$$I_{T-RMS} = 1.5A \times \sqrt{\frac{42V}{48V \times 0.97} \times \left(1 + \frac{1}{12} \times \left(\frac{308mA}{1.5A} \right)^2 \right)}$$

$$I_{T-RMS} = 1.43A \quad (20)$$

$$P_T = I_{T-RMS}^2 \times R_{DS-ON} = 1.43A^2 \times 190m\Omega = 387mW \quad (21)$$

The chosen component from step 6 is:

$$\boxed{Q1 \rightarrow 3.8A, 100V, DPAK} \quad (22)$$

6.8 Recirculating Diode

Determine minimum D1 voltage rating and current rating:

$$V_{D-MAX} = V_{IN-MAX} = 75V \quad (23)$$

$$I_D = (1-D) \times I_{LED} = \left(1 - \frac{V_O}{V_{IN} \times \eta} \right) \times I_{LED}$$

$$I_D = \left(1 - \frac{42V}{48V \times 0.97} \right) \times 1.5A = 147mA \quad (24)$$

A 100V 3A diode is chosen with $V_D = 750mV$. Determine P_D :

$$P_D = I_D \times V_D = 147mA \times 750mV = 110mW \quad (25)$$

The chosen component from step 7 is:

$$\boxed{D1 \rightarrow 3A, 100V, SMC} \quad (26)$$

6.9 Input Under-Voltage Lockout (UVLO)

Solve for R8:

$$R8 = \frac{V_{HYS}}{22\mu A} = \frac{1.1V}{22\mu A} = 50k\Omega \quad (27)$$

The closest 1% tolerance resistor is 49.9 k Ω so V_{HYS} is:

$$V_{HYS} = R8 \times 22\mu A = 49.9k\Omega \times 22\mu A = 1.1V \quad (28)$$

Solve for R7:

$$R7 = \frac{1.24V \times R8}{V_{TURN-ON} - 1.24V} = \frac{1.24V \times 49.9k\Omega}{10V - 1.24V} = 7.06k\Omega \quad (29)$$

The closest 1% tolerance resistor is 6.98 k Ω so $V_{TURN-ON}$ is:

$$V_{TURN-ON} = \frac{1.24V \times (R7 + R8)}{R7}$$

$$V_{TURN-ON} = \frac{1.24V \times (6.98k\Omega + 49.9k\Omega)}{6.98k\Omega} = 10.1V \quad (30)$$

The chosen components from step 8 are:

R7 = 6.98 kΩ R8 = 49.9 kΩ

(31)

6.10 IADJ Connection Method

The IADJ pin controls the high-side current sense threshold in three ways outlined in the datasheet. The LM3409HV evaluation board allows for all three methods to be evaluated using C6, R10, and the VADJ terminal.

Method #1: If the VADJ terminal is not connected to the power supply, then the internal Zener diode biases the pin to 1.24V and the current sense threshold is nominally 248mV.

Method #2: Applying an external voltage to the VADJ terminal between 0 and 1.24V linearly scales the current sense threshold between 0 and 248mV nominally. It can be necessary to have an RC filter when using an external power supply in order to remove any high frequency noise or oscillations created by the power supply and the connecting cables. The filter is chosen by assuming a standard value of C6 = 0.1μF and solving for a cut-off frequency $f_c < 2\text{kHz}$:

$$R10 > \frac{1}{2\pi \times f_c \times C6} = \frac{1}{2\pi \times 2 \text{ kHz} \times 0.1\mu\text{F}} = 796\Omega \quad (32)$$

Since an exact f_c is not critical, a standard value of 1kΩ is used. [Section 8](#) shows a typical LED current waveform when analog dimming using an external voltage source.

Method #3: (This method requires modification of the received evaluation board). The internal 5μA current source can be used to bias the voltage across an external resistor to ground (R_{EXT}) across C6 on the evaluation board. The resistor is sized knowing the desired average LED current I_{LED} (must be $< 1.5\text{A}$ which is default using method #1):

$$R_{EXT} = \frac{\left(I_{LED} + \frac{\Delta i_{L-PP}}{2}\right) \times R9}{1 \mu\text{A}} = \frac{\left(I_{LED} + \frac{308 \text{ mA}}{2}\right) \times 150 \text{ m}\Omega}{1 \mu\text{A}} \quad (33)$$

The chosen components from step 9 are:


$C6 = 0.1 \mu\text{F}$ $R10 = 1 \text{k}\Omega$
--

(34)

6.11 PWM Dimming Method

The LM3409HV evaluation board allows for PWM dimming to be evaluated as follows:

- 1: No PWM, $EN = V_{IN}$
- 2: External PWM, EN coupled
- 3: Internal PWM, using EN



Method #1: If no PWM dimming is desired, a jumper should be placed in position 1 (shorts pins 1 and 2) on header J1. This shorts V_{IN} and EN which ensures the controller is always enabled if an input voltage greater than 1.74V is applied.

Method #2: External parallel FET shunt dimming can be evaluated by placing the jumper in position 2 (shorts pins 2 and 3) on header J1. This connects the capacitive coupling circuit to the EN pin as suggested in the datasheet. The resistor (R4) can be solved for assuming a standard capacitor value $C9 = 2.2\text{nF}$ and a desired time constant ($t_c = 220\text{ns} < t_{OFF}$) as follows:

$$R4 = \frac{t_c}{C9} = \frac{220 \text{ ns}}{2.2 \text{ nF}} = 100\Omega$$

(35)

The external shunt FET dimming circuit shown below is designed using an N-channel MosFET (Q3), a CMOS FET (Q2), two gate current limiting resistors (R1 and R2), a pull-up resistor (R3), and a bypass capacitor (C5). With an external 5V power supply attached to the 5V terminal and an external PWM signal attached to the PWM2 terminal, the shunt dimming circuit is complete. Q3 is the shunt dimFET which conducts the LED current when turned on and blocks the LED voltage when turned off. Q3 needs to be fast and rated for V_O and I_{LED} . For design flexibility, a fast 100V, 7.5A NFET is chosen. Q2 is necessary to invert the PWM signal so it properly translates the duty cycle to the shunt dimming FET. Q2 also needs to be fast and rated for 5V and fairly small current, therefore a 30V, 2A fast CMOS FET was chosen. R1 and R2 are 1Ω resistors to slow down the rising edge of the FETs slightly to prevent the gate from ringing. R3 is a $10\text{k}\Omega$ pull-up resistor to ensure the CMOS gate is pulled all the way to 5V if a sub-5V PWM signal is applied to PWM2. The bypass capacitor (C5) for the 5V power supply is chosen to be $0.1\mu\text{F}$. See [Section 7](#) for an improvement that can be made to this circuit.

Method #3: Internal PWM dimming using the EN pin can be evaluated by removing the jumper from header J1. An external PWM signal can then be applied to the EN terminal to provide PWM dimming.

[Section 8](#) shows typical LED current waveforms during both types of PWM dimming.

The chosen components from step 10 are:

$C6 = 0.1 \mu\text{F}$ $C9 = 2.2 \text{ nF}$ $R1 = R2 = 1\Omega$ $R3 = 10 \text{ k}\Omega$ $R4 = 100\Omega$ $Q2 \rightarrow 30\text{V}, 20\text{A}, \text{SOT-6}, \text{CMOS}$ $Q3 \rightarrow 100\text{V}, 7.5\text{A}, \text{SOIC-8}, \text{NMOS}$
--

(36)

6.12 Bypass Capacitor

The internal regulator requires at least $1\mu\text{F}$ of ceramic capacitance with a voltage rating of 16V.

The chosen component from step 11 is:

C4=10 μ F

(37)




Figure 4. External shunt FET dimming circuit with EN pin coupling

7 Shunt FET Circuit Modification

When the shunt FET (Q3) is on, the LM3409 is driving current into a short, therefore a maximum off-time (typical 300 μ s) occurs followed by a minimum on-time. Maximum off-time followed by minimum on-time continues until Q3 is turned off. At low dimming frequencies and depending on the duty cycle, the inductor current may be at a very low level when the Q3 turns off. This will eliminate the benefits of using the shunt FET over the EN pin because the inductor will have to slew the current back to the nominal value anyways.

A simple modification to the external parallel FET dimming circuit will keep the inductor current close to its nominal value when Q3 is turned off. This modification will ensure that the rise time of the LED current is only limited by the turn-off time of the shunt FET as desired. The following circuit additions allow for two different off-times to occur. When Q3 is off, the standard off-timer referenced from V_O is set. However when the Q3 is on, a second off-timer referenced to the gate signal of the Q3 is enabled and a controlled (non-maximum) off-time is set.

This modification includes 2 extra diodes (i.e. BAT54H) and one resistor (R_{OFF2}) and is only relevant when shunt FET PWM dimming below 10 kHz or so. In general, this second off-timer should be set to allow the inductor current to fall no more than 10% of its nominal value. A simple approximation can be used to find R_{OFF2} :

$$R_{OFF2} < \frac{0.1 \times L \times I_{LED}}{C7 \times V_O} \quad (38)$$




Figure 5. Multiple off-timers for shunt FET dimming circuit

8 Typical Waveforms

$T_A = +25^\circ\text{C}$, $V_{IN} = 48\text{V}$ and $V_O = 42\text{V}$.




Figure 6. 20kHz 50% EN pin PWM dimming




Figure 7. 20kHz 50% EN pin PWM dimming (rising edge)




Figure 8. 100kHz 50% External FET PWM dimming




Figure 9. 100kHz 50% External FET PWM dimming (rising edge)




Figure 10. Analog dimming minimum ($V_{ADJ} = 0V$)




Figure 11. Analog dimming maximum (V_{ADJ} open)

9 Alternate Designs

Alternate designs with the LM3409HV evaluation board are possible with very few changes to the existing hardware. The evaluation board FETs and diodes are already rated higher than necessary for design flexibility. The input UVLO can remain the same and the input capacitance is sufficient for most designs, though the input voltage ripple will change. Other designs can be evaluated by changing R6, R9, L1, and C8.

The table below gives the main specifications for five different designs and the corresponding values for R6, R9, L1 and C8. The RMS current rating of L1 should be at least 50% higher than the specified I_{LED} . Designs 3 and 5 are optimized for best analog dimming range, while designs 1, 2, and 4 are optimized for best PWM dimming range. These are just examples, however any combination of specifications can be achieved by following the **Design Procedure** in the *LM3409/3409HV/3409Q/3409QHV PFET Buck Controller for High Power LED Drivers* ([SNVS602](#) data sheet).

Table 2. Alternate Designs

Specification / Component	Design 1	Design 2	Design 3	Design 4	Design 5
Dimming Method	PWM	PWM	Analog	PWM	Analog
V_{IN}	24V	36V	48V	65V	75V
V_O	14V	24V	35V	56V	42V
f_{SW}	500 kHz	450 kHz	300 kHz	350 kHz	300 kHz
I_{LED}	1A	700 mA	2A	3A	1.5A
ΔI_{LED}	450 mA	250 mA	70 mA	1A	80 mA
R6	15.4 k Ω	25.5 k Ω	46.4 k Ω	24.9 k Ω	95.3 k Ω
R9	0.2 Ω	0.3 Ω	0.12 Ω	0.07 Ω	0.15 Ω
L1	22 μ H	68 μ H	150 μ H	15 μ H	330 μ H
C8	None	None	2.2 μ F	None	2.2 μ F

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products

Audio	www.ti.com/audio
Amplifiers	amplifier.ti.com
Data Converters	dataconverter.ti.com
DLP® Products	www.dlp.com
DSP	dsp.ti.com
Clocks and Timers	www.ti.com/clocks
Interface	interface.ti.com
Logic	logic.ti.com
Power Mgmt	power.ti.com
Microcontrollers	microcontroller.ti.com
RFID	www.ti-rfid.com
OMAP Applications Processors	www.ti.com/omap
Wireless Connectivity	www.ti.com/wirelessconnectivity

Applications

Automotive and Transportation	www.ti.com/automotive
Communications and Telecom	www.ti.com/communications
Computers and Peripherals	www.ti.com/computers
Consumer Electronics	www.ti.com/consumer-apps
Energy and Lighting	www.ti.com/energy
Industrial	www.ti.com/industrial
Medical	www.ti.com/medical
Security	www.ti.com/security
Space, Avionics and Defense	www.ti.com/space-avionics-defense
Video and Imaging	www.ti.com/video

TI E2E Community

e2e.ti.com