

This user's guide describes the function and use of the ADS54J20 evaluation module. Included in this document are a quick-start guide, instructions for optimizing evaluation results, software description, alternate hardware configurations, and jumper, connector, and LED descriptions.

		Contents	
1	Overv	<i>r</i> iew	2
	1.1	Required Hardware	2
	1.2	Required Software	2
	1.3	Evaluation Board Feature Identification Summary	3
	1.4	References	3
2	Quick	Start Guide	4
	2.1	Software Installation	4
	2.2	Hardware Setup Procedure	5
	2.3	Software Setup Procedure	6
	2.4	Quick Start Trouble Shooting	10
3	Optim	nizing Evaluation Results	11
	3.1	Clocking Optimization	11
	3.2	Coherent Input Source	11
	3.3	HSDC Pro Settings	11
4	Softw	are Description	12
	4.1	ADS54J20 EVM GUI	12
	4.2	Low Level View	13
5	Altern	ate Hardware Configurations	14
	5.1	Clocking Options	14
	5.2	Analog Input Options	15
Appei	ndix A	Jumper, Connector, and LED Descriptions	16

#### List of Figures

1	EVM Feature Locations	3
2	Quick Start Test Setup	5
3	ADS54Jxx GUI Low Level View Tab	7
4	HSDC Pro GUI Main Panel	7
5	Channel 1 Data Capture Results from Quick Start Procedure	9
6	ADS54Jxx GUI	12
7	Low Level View Tab	13
8	GUI CMOS Selection	14
9	LMK04828 Clock Outputs Tab	15

### List of Tables

1	Quick Start Performance Measurements	9
2	Troubleshooting Tips	10
3	HSDC Pro Settings to Optimize Results	11
4	ADS54J20 GUI Tab Descriptions	12
5	Low Level View Controls	13
Microsoft,	Windows are registered trademarks of Microsoft Corporation.	

1



#### Overview

6	Jumper Descriptions and Default Settings	16
7	Connector Descriptions	16
8	LED Descriptions	17

# 1 Overview

The ADS54J20EVM is an evaluation module (EVM) designed to evaluate the ADS54J20 high-speed, JESD204B interface ADCs. The EVM includes an onboard clocking solution (LMK04828), transformer coupled inputs, full power solution, and easy-to-use software GUI and USB interface.

The following features apply to this EVM:

- Transformer-coupled signal input network allowing a single-ended signal source from 0.4 MHz to 800 MHz
- LMK04828 system clock generator that generates field-programmable gate array (FPGA) reference clocks for the high-speed serial interface and may be used to generate the ADC sampling clock (default setting)
- Transformer-coupled clock input network to test the ADC performance with a very low-noise clock source
- High-speed serial data output over a standard FPGA Mezzanine Card (FMC) interface connector

The ADS54J20EVM is designed to work seamlessly with the TSW14J56EVM, Texas Instruments' JESD204B data capture/ pattern generator card, through the High Speed Data Converter Pro (HSDC Pro) software tool for high-speed data converter evaluation. The ADS54J20EVM was also designed to work with many of the development kits from leading FPGA vendors that contain an FMC connector.

# 1.1 Required Hardware

The following equipment is **included** in the EVM evaluation kit:

- ADS54J20 Evaluation Board (EVM)
- · Power supply cable
- Mini-USB cable

The following list of equipment are items that are **not included** in the EVM evaluation kit but are items required for evaluation of this product in order to achieve the best performance:

- TSW14J56EVM Data Capture Board, two +5-V power supplies and Mini-USB cable
- Computer running Microsoft® Windows® 8, Windows 7, or Windows XP
- One Low-Noise Signal Generator. Recommendations:
  - RF generator, > +17 dBm, < -40 dBc harmonics, < 500 fs jitter 20 kHz-20 MHz, 10-MHz to 2-GHz frequency range</li>
  - Examples: TSW2170EVM, HP HP8644B, Rohde & Schwarz SMA100A
- Bandpass filter for desired analog input. Recommendations:
  - Bandpass filter, ≥ 60-dB harmonic attenuation, ≤ 5% bandwidth, > +18-dBm power, < 5-dB insertion loss
  - Examples: Trilithic 5VH-series Tunable BPF, K&L BT-series Tunable BPF, TTE KC6 or KC7-series Fixed BPF
- Signal path cables, SMA and/or BNC with BNC-to-SMA adapters

# 1.2 Required Software

The following software is required to operate the ADS54J20EVM and available online. See References, Section 1.4 for links.

• ADS54Jxx\_EVM\_GUI (Rev x)

The following software is required to operate the TSW14J56EVM and available online. See References, Section 1.4 for links.



• High Speed Data Converter Pro software

# 1.3 Evaluation Board Feature Identification Summary

The EVM features are labeled in Figure 1.



Figure 1. EVM Feature Locations

# 1.4 References

- ADS54J20EVM software, available at: <u>www.ti.com/tool/ADS54J20EVM</u>
- ADS54J20 datasheet (<u>SBAS766</u>), available at <u>www.ti.com/product/ADS54J20</u>
- LMK04828 datasheet (SNAS605), available at www.ti.com/product/lmk04828
- TSW14J56EVM User's Guide (SLWU086), available at www.ti.com/tool/TSW14J56EVM
- High Speed Data Converter Pro software (SLWC107) and User's Guide (<u>SLWU087</u>), available at <u>www.ti.com/tool/dataconverterpro-sw</u>

**NOTE:** Schematics, layout, and BOM are available on the <u>ADS54J20EVM</u> product page on <u>www.ti.com</u>.



#### 2 Quick Start Guide

This section guides the user through the EVM test procedure to obtain a valid data capture from the ADS54J20EVM using the TSW14J56EVM capture card. This should be the starting point for all evaluations.

#### 2.1 Software Installation

The proper software must be installed before beginning evaluation. See Section 1.2 for a list of the required software. The References section of this document contains links to find the software on the TI website.

**Important:** The software must be installed before connecting the ADS54J20EVM and TSW14J56 to the computer for the first time.

#### 2.1.1 ADS54Jxx EVM GUI Installation

The ADS54Jxx EVM GUI is used to control the ADS54J20EVM. It must be used to properly configure the devices on the EVM.

- 1. Download the ADS54Jxx EVM GUI from the TI website. The References section of this document contains links to find the software on the TI website.
- 2. Extract the files from the zip file.
- 3. Run setup.exe and follow the installation prompts.

#### 2.1.2 High Speed Data Converter Pro GUI Installation

High Speed Data Converter Pro (HSDC Pro) is used to control the TSW14J56EVM and analyze the captured data. Please see the HSDC Pro user's guide (SLWU087) for more information.

- 1. Download HSDC Pro from the TI website. The References section of this document contains the link to find the software on the TI website.
- 2. Extract the files from the zip file.
- 3. Run setup.exe and follow the installation prompts.

# 2.2 Hardware Setup Procedure

A typical test setup using the ADS54J20EVM and TSW14J56EVM is shown in Figure 2. This is the test setup used for the quick start procedure. The rest of this section describes the hardware setup steps.



Figure 2. Quick Start Test Setup

# 2.2.1 TSW14J56EVM Setup

First, setup the TSW14J56EVM using the following steps:

- 1. Connect the ADS54J20EVM to the TSW14J56EVM using the FMC connectors.
- 2. Connect the included power supply cable to connector J11 (+5V IN) and the other end to a +5 VDC  $\pm$ 0.3 VDC 3-A power supply.
- 3. Connect the included mini-USB cable to the USB connector (J9).
- 4. turn on the power supply. Flip the power switch (SW6) to the *ON* position. The board should draw around 0.5 A after power up. This will increase to around 1.7 A when loaded with firmware.



Quick Start Guide

### 2.2.2 ADS54J20EVM Setup

Next, setup the ADS54J20EVM using the following:

- Connect the included 5-V power supply cable to connector J9 of the EVM. Connect the red wire to +5 VDC ±0.1 VDC of a power supply rated for at least 3 A. Connect the black wire to GND of the power supply.
- 2. Connect the included mini-USB cable to the USB connector J8.
- 3. Turn on the power supply. The power draw should be around 0.66 A. When the board is configured, it will draw approximately 1.35 A.
- 4. Set the analog input signal generator for 170 MHz, and about +15 dBm of power.
- 5. Place a narrow pass-band band-pass filter at the output of the analog signal generator to remove noise and harmonics from the signal generator.
- 6. Connect the analog input signal generator to the EVM though SMA connector AINP (J2).

# 2.3 Software Setup Procedure

The software can be opened and configured once the hardware is properly setup.

# 2.3.1 ADS54J20 GUI Configuration

- 1. Open the ADS54Jxx EVM GUI by going to *Start Menu* → *All Programs* → *Texas Instruments ADCs* → *ADS54Jxx EVM GUI*.
- 2. Verify that the green USB Status indicator is lit in the top right corner of the GUI. If it is not lit, click the *Reconnect USB* button and check the USB Status indicator again. If it is still not lit, then verify the EVM is connected to the computer through the included mini-USB cable.
- 3. Click on the Low Level View tab then click the Load Config button.
- 4. Navigate to C:\Program Files(86)\Texas Instruments\ADS54Jxx EVM GUI\Configuration Files, select the file called LMK\_Config\_Onboard\_983p04\_MSPS.cfg, then click OK. This programs the LMK04828 to provide a 983.04 MHz clock to the ADC.
- 5. Verify that the LMK04828 phase lock loop (PLL) is locked by checking that the *PLL2 LOCKED* LED (D3) is lit.
- 6. Once the LMK04828 PLL is locked, press SW1 (*ADC RESET*) to provide a hardware reset to the ADC. This switch is located in the middle of the EVM.
- 7. In the *Low Level View* tab, click *Load Config.* Select the file called *ADS54J20\_LMF\_8224.cfg* and click *OK*. The ADS54J20EVM is now configured for no decimation and 8 JESD204B lanes.



ADS54Jxx EVM GUI v1.5	Low Level V	/iew Tab						<b>X</b>
File Debug Settings Help								
		A	DS5	i4Jx	x (	G <mark>UI v1.5</mark>	Select the	e device ADS54J40
ADS54Jxx LMK04828 Low	Level View							USB Status Reconnect FTDI ?
Register Map						Write Data	Register Data	Transfer Read to Write
Block / Register Name	Address Defi	ault Mode	Size	Value		x 0		
LMK04828 x000	0x00 0x0	0 R/W	8	0x00	=	Write Register	RW	USB Status
X002	0x02 0x0	D ROVV	0	0×00		Wirite All		
x003 x004	0x04 0x0		8	0x00		Read Data		
2006	0x05 0x0		8	0×00		× 0		
×00C	0x00 0x0		8	0×00		<u> </u>		
X00E	0x0E 0x0	0 R	8	0x00		Read Register		
×100	0x100 0x0	2 R/W	8	0×02				
×101	0x101 0x5	5 R/W	8	0x55		Read All		
×103	0x103 0x0	0 R/W	8	0x00		Country & diddee and		
x104	0x104 0x0	0 R/W	8	0x00		Current Address		
×105	0x105 0x0	0 R/W	8	0x00		× 0		
×106	0x106 0x7	9 R/W	8	0x79		Note: Load		
x107	0x107 0x0	0 R/W	8	0x00		Config will	Load Config	
x108	0x108 0x0	4 R/W	8	0x04		Overwrite all	Loud Cornig	
x109	0x109 0x5	5 R/W	8	0x55		Registers.		
×10B	0x10B 0x0	0 R/W	8	0x00				
x10C	0x10C 0x0	0 R/W	8	0x00		Load Config		
×10D	0x10D 0x0	0 R/W	8	0x00		Loud coning		
x10E	Ox10E Ox7	9 R/W	8	0x79	-	Save Config		
Pagistar Description								
Register Description								
					*	Block	Address	Write Data Read Data_Generic
							▼ × 0	x 0 x 0
						3		
					Ŧ			Write Register Read Register
Updated the Tree with register details	5/19/2016 8:42:4	6 AM	Buil	d:		CONNECTED	Idle	TEXAS INSTRUMENTS

Figure 3. ADS54Jxx GUI Low Level View Tab

#### 2.3.2 HSDC Pro GUI Configuration

1. Open High Speed Data Converter Pro by going to *Start Menu* → *All Programs* → *Texas Instruments* → *High Speed Data Converter Pro.* The GUI main page looks as shown in Figure 4.



Figure 4. HSDC Pro GUI Main Panel

- 2. When prompted to select the capture board, select the TSW14J56 whose serial number corresponds to the serial number on the TSW14J56EVM and click *OK*. This popup can be accessed through the *Instrument Options* menu.
- 3. If no firmware is currently loaded, there is a message indicating this. Click on OK.

7



Quick Start Guide

- 4. Verify the *ADC* tab at the top of the GUI is selected.
- 5. Use the Select ADC drop-down menu at the top left corner to select ADS54J20\_LMF\_8224.
- 6. When prompted to update the firmware for the ADC, click Yes and wait for the firmware to download to the TSW14J56. This takes about 30-40 seconds.
- 7. Enter "983.04M" into the *ADC Output Data Rate* field at the bottom left corner then click outside this box or press return on the PC keyboard.
- 8. The GUI displays the new lane rate of the SerDes interface based off of the sample rate and other parameters from the loaded configuration files. Click *OK*.
- 9. Click the Instrument Options menu at the top of HSDC Pro and select Reset Board.
- 10. Click Capture in HSDC Pro to capture data from the ADC.

11. The results from the captured data of Channel 1 should look like Figure 5 and the performance should be similar to Table 1. If this result is not achieved, then see the Quick Start Troubleshooting section of this document.



Figure 5. Channel 1 Data Capture Results from Quick Start Procedure

Result	Measured Value	Units
SNR	69.25	dBFS
SFDR	85.31	dBFS

# 2.4 Quick Start Trouble Shooting

Use Table 2 to assist with problems that may have occurred during the quick start procedure.

# Table 2. Troubleshooting Tips

Issue	Troubleshooting Tips				
General Problems	Verify the test setup shown in Figure 2 and repeat the setup procedure as described in this document.				
	Check power supplies to the EVM's. Verify that the power switches are in the ON position and supplies are drawing appropriate current.				
	Check signal and clock connections to the EVM.				
	Check that all boards are properly connected together.				
	Try pressing the CPU_RESET button on the TSW14J56EVM.				
	Try power-cycling the external power supply to the EVM and reprogram the LMK and ADC devices.				
TSW14J56 LEDs are not correct:	Verify the settings of the configuration switches on the TSW14J56EVM.				
D1, D5 – N/A D2, D4 – Blinking D3, D6, D7 – OFF	Verify that the EVM configuration GUI is communicating with the USB and that the configuration procedure has been followed.				
D8, D28 – ON	(LEDs Not Blinking) Reprogram the LMK device.				
	Try pressing the CPU_RESET button on the TSW14J56EVM.				
	Try capturing data in HSDC Pro to force an LED status update.				
Device GUI is not working properly	Verify that the USB cable is plugged into the EVM and the PC.				
	Check the computer's Device Manager and verify that a <i>USB Serial Device</i> is recognized when the EVM is connected to the PC.				
	Verify that the green USB Status LED light in the top right corner of the GUI is lit. If it is not lit, press Reconnect FTDI button.				
	Try restarting the configuration GUI.				
	Check default jumper connections as shown in Appendix A.				
HSDC Pro Software is not capturing good data or analysis	Verify that the TSW14J56EVM is properly connected to the PC with a mini-USB cable and that the board serial number is properly identified by the HSDC Pro software.				
results are incorrect.	Check that the proper ADC device is selected. In default conditions, ADS54J20_LMF_8224 should be selected.				
	Check that the analysis parameters are properly configured.				
	Check that the fundamental power is no larger than -1 dBFs.				
HSDC Pro Software gives a Time-	Try to reprogram the LMK device and reset the JESD204 link.				
Out error when capturing data	Verify that the ADC sampling rate is correct in the HSDC Pro software.				
Sub-Optimal Measured Performance	Make sure an ADC hardware reset was issued after loading the LMK but before loading the ADC configuration file.				
	Check that the spectral analysis parameters are properly configured.				
	Verify that bandpass filters are used in the clock and input signal paths and that low-noise signal sources are used.				



# **3 Optimizing Evaluation Results**

This section assists the user in optimizing the performance during evaluation of the product.

# 3.1 Clocking Optimization

The sampling clock provided to the ADC needs to have very low phase noise to achieve optimal results. The default EVM configuration uses the LMK04828 clocking device to generate the sampling clock. There are two options to improve the clock noise performance.

- 1. To achieve the best performance, the LMK04828 can be bypassed in favor of an externally provided clock that is transformer coupled to the ADC. The clock must have very low noise and must use an external narrow pass-band filter to achieve optimal noise performance. The clock amplitude must be within the datasheet limits. See Section 5 for more information regarding this setup.
- The LMK04828 can be used as a clock distributor by using an external clock as the input to the LMK04828. Filters should still be used on the clock to optimize the noise performance. See Section 5.2 for more information regarding this setup.

# 3.2 Coherent Input Source

A *Rectangular* window function can be applied to the captured data when the sample rate and the input frequency are set precisely to capture an integer number of cycles of the input frequency (sometimes called coherent frequency). This may yield better SNR results. The clock and analog inputs must be frequency locked (such as through 10-MHz references) in order to achieve coherency.

# 3.3 HSDC Pro Settings

HSDC Pro has some settings that can help improve the performance measurements. These are highlighted in Table 3.

HSDC Pro Feature	Description				
Analysis Window (samples)	Selects the number of samples to include in the selected test analysis. Collect more data to improve frequency resolution of Fast-Fourier Transform (FFT) analysis. If more than 65,536 samples are required, the setting in the <i>Data Capture Options</i> needs to be increased to match this value.				
Data Windowing Function	Select the desired windowing function applied to the data for FFT analysis. Select <i>Blackman</i> when sampling a non-coherent input signal or <i>Rectangle</i> when sampling a coherent input signal.				
Test Options $\rightarrow$ Notch Frequency Bins	Select bins to be removed from the spectrum and back-filled with the average noise level. May also customize which Harmonics/Spurs are considered in SNR and THD calculations and select the method for calculating spur power.				
Test Options $\rightarrow$ Bandwidth Integration Markers	Enable markers to narrow the Single-Tone FFT test analysis to a specific bandwidth.				
Data Capture Options → Capture Options	Configure the number of contiguous samples per capture (capture depth). May also enable Continuous Capture and FFT Averaging.				

## Table 3. HSDC Pro Settings to Optimize Results

#### 4 Software Description

# 4.1 ADS54J20 EVM GUI

Figure 6 shows the front page of the ADS54Jxx EVM GUI as it should be seen upon opening the GUI. Descriptions for each of the tabs of the GUI are shown in Table 4.

ADS54Jxx EVM GUI v1.5	Baars Description		
File Debug Settings Help			
		ADS54Jxx GUI	v1.5 Select the device ADS54J40
ADS54Jxx LMK04828	Low Level View		USB Status 🥚 Reconnect FTDI ?
RESET, Miscellaneous	JESD Test Patterns	LMFC Control	EVM Startup Sequence
Analog Core Reset Digital Core Reset (Not self-clearing) Flip ADC Data Jeso Dode 40> JESD PLL Mode 20x mode, 4 Lanes/ADC	Enable // Character Replacement for frame Algment Monitoring	Use Different LMFC Counter Starting Value LMFC Counter Starting Value 0 Powerdown Global PDN 0 Verride PDN Pin	<ol> <li>Load appropriate clock configuration using the "Load Config" button on the "Low Level View" tab. Choose the file based on the sample rate if the onboard clock is used or choose the external clock file to use an external clock. Note that for the ADS24196 decimation modes, the sampling rate should be chosen as 2 or 4 times larger than the final data rate. For instance, if the final data rate is 256 Msps after 4x decimation, then 1024 Msps should be chosen as 1 as the sampling rate. In this case, the "ADC Output Data Rate" in HSDCPro should be set to "256M".</li> <li>Press the "ADC RESET" button (SW1) on the EVM to provide a hardware reset to the ADC.</li> <li>Load the ADC configuration file using the "Load Config" button on the "Low Level View" tab.</li> </ol>
EN Programming of K Frames per Multi-Frame (K)	Scrambling EN JESD204B Subclass Subclass 0		
Manual SYNC Control	ILA Sequence		
Enable Software SYNC	Disable ILA Sequence		
Software SYNC Sync Deasserted	ILA Sequence Delay No Delay		
Updated the Tree with register detai	Is 5/19/2016 8:43:53 AM	Build: CON	INECTED Idle V Texas Instruments

Figure 6. ADS54Jxx GUI

#### Table 4. ADS54J20 GUI Tab Descriptions

Tab	Description
ADS54Jxx	Enables control of the ADS54Jxx features. None of these controls need to be touched for basic operation. Instead, use the Low Level View tab to load configuration files.
LMK04828	Enables control of many of the LMK04828 features. Configuration files can be used to setup the LMK04828 in known working configurations, however this tab can be used to setup more advanced clocking schemes.
Low Level View	Allows write and read access to all device registers. Also allows loading and saving of configuration files. The device configurations can be saved from this tab for use in the user's system. See Section 4.2 for more information.



# 4.2 Low Level View

The Low Level View tab, shown in Figure 7, allows configuration of the devices at the bit and field level. At any time, the controls described in Table 5 may be used to configure or read from the device.

Debug Settings Help				
		ADS54Jxx	GUI v1.5	Select the device ADS54J40
DS54Jxx LMK04828	Low Level View			USB Status 🔵 Reconnect FTDI 3
egister Map			Write Data	Register Data
Nock / Register Name     MASTER 0x20     MASTER 0x21     MASTER 0x22     MASTER 0x22     MASTER 0x26     MASTER 0x56     MASTER 0x55     ADSS4Jxx_DIGITAL     MAIN DIGITAL 0x00     JESD DIGITAL 0x00     JESD DIGITAL 0x01     JESD DIGITAL 0x02     JESD DIGITAL 0x03     JESD DIGITAL 0x03     JESD DIGITAL 0x06     JESD DIGITAL 0x07     JESD DIGITAL 0x06     JESD DIGITAL 0x07     JESD DIGITAL 0x07     JESD DIGITAL 0x07     JESD DIGITAL 0x07     JESD DIGITAL 0x06     JESD DIGITAL 0x07     JESD DIGITAL 0x06     JESD DIGITAL 0x07     JESD DIGITAL 0x06     JESD DIGITAL 0x07     JESD DIGITAL	Oddress         Default           Register         0x00           0x8026         0x00           0x8055         0x00           0x8055         0x00           0x880000         0x00           0x8890001         0x00           0x8990001         0x00           0x8990001         0x00           0x8990001         0x00           0x8990001         0x00           0x8990001         0x00           0x8990005         0x00           0x8990007         0x00           0x8990007         0x00           0x890007         0x00	Mode         Size         Value           Map         0x00         0x00           0x00         0x00         0x00           R/W         8         0x00           0x00         0x00         0x00           0x00         0x00         0x00           0x00         0x00         0x00           0x00         0x00         0x00	x 0 Write Register Write All Read Data x 0 Read Register Read All Current Address x 690000 Note: Load Config will Overwrite all Registers. Load Config Save Config	Register Data FRAME_ALIGN[1/1] CLANE_ALIGN[1/1] FFLP_ADC_DATA[1/1] UNUSED CUNUSED CONFig Generic Read/Write
CTRL_K[7:7] Enable bit for number of frames per Ix6906 TESTMODE_EN[4:4] Generates long transport layer test 10. ADO CATATORIA	multiframe - if cleared K = 5, if se pattern	t K is set in register	Block ADS54Jxx_DIGITA	Address Write Data Read Data_Generic L v 690000 x 0 x 0 Write Register Read Read Register

Figure 7. Low Level View Tab

Control	Description	
Register Map	Displays the devices on the EVM, registers for those devices, and the states of the registers.	
	<ul> <li>Selecting a register field allows bit manipulation in the Register Data section.</li> </ul>	
	• The Value column shows the value of the register at the time the GUI was last updated due to a read or write event.	
Write Register button	Write to the register highlighted in the Register Map with the value in the Write Data field. This button must be clicked after changing bits in the register data section.	
Write All button	Update all registers shown in the Register Map with the values shown in the Register Map log. The log can be viewed by double left clicking in the bottom left status bar of this page.	
Read Register button	Read from the register highlighted in the Register Map and display the results in the Value column.	
Read All button	Read from all registers in the Register Map and display the current state of hardware. Also updates the controls in the other tabs.	
Load Config button	Load a configuration file from disk and write the registers in the file.	
Save Config button	Save a configuration file to disk that contains the current register configuration.	
Register Data Cluster	Manipulate individual accessible bits of the register highlighted in the Register Map.	
Generic Read/Write Register buttons	Perform a generic read or write command to the device shown in the <i>Block</i> drop-down box using the Address and Write Data information	

#### 5 Alternate Hardware Configurations

This section describes alternate hardware configurations in order to achieve better results or to more closely mimic the system configuration.

# 5.1 Clocking Options

The default clocking mode uses the LMK04828 to generate the ADC sampling clock and FPGA clocks. There are three additional clocking options that the EVM supports. These options are described in the following sections.

# 5.1.1 External ADC Sampling Clock

An external clock can be used as the sampling clock for the ADC. This clock can be provided through a transformer using the *EXT\_ADC\_CLK* connector (J5). For this option, C65 and C73 need to be uninstalled and installed at C64 and C72. The LMK04828 must still be used to provide the device clock to the TSW14J56 and the SYSREF signals to both boards. This option provides the best performance, as long as the clock source has better phase-noise performance than the LMK04828. The source of the EXT ADC clock must be synchronized with the LMK04828. To accomplish this, send the 10-MHz reference output from the signal generator and connect it to J6 (CLKIN) of the ADS54J20EVM. This causes LED D1 to illuminate indicating the LMK VCXO source is locked to the external reference clock. The provided LMK configuration files will work in this mode as well. If D1 does not illuminate, the signal from the outside source may be to low. To correct for this, click on the LMK04828 tab at the top of the GUI. When the LMK04828 page opens, click on the "PLL1 Configuration" tab. On the left middle side of the GUI, change the Buffer Type of CLKin1 from "Bipolar" to "CMOS" as shown in Figure 8.

ADS54Jxx EVM GUI v1.5					
File Debug Se	ttings Help				
ADS54Jxx	LMK0482	8	Low Lev	el View	
PLL1 Confi	guration	PLI	_2 Config	guration	S
RESET, Powe	erdown, SPI				
RESET Powerdown CLKin0				CLI	
Product ID	Device				
0 LMK04828 CLI					
CLKin Config	guration				
CLKin0	able Buffer Type Bipolar	pe ▼	CLKin2		CLI
CLKin1 V Bipolar CLKin2 V Bipolar					
Invert C	LKin Former J	S		•	
CLKin Mux		CLKin1		Out	
Pin Select Mode			Mux		
CLKin1 Out	Mux				
PLL1		-			

Figure 8. GUI CMOS Selection



To turn off the ADC clock provided by the LMK04828 to reduce switching noise, click on the *LMK04828* tab, then click on *Clock Outputs* tab, then select *Powerdown* for *DCLK Type* under *CLKout 2 and 3*, as shown in Figure 9.

ADS54Jxx EVM GUI v1.5			
File Debug Settings He	lp		
ADS54Jxx LMK04	828 Low Level Vie		
PLL1 Configuration PLL2 Configurat			
CLKout 0 and 1 FPGA Clock & SYSREF	CLKout 2 and 3 ( ADC Clock & SYSREF I		
Group Powerdown Output Drive Level Input Drive Level	Group Powerdown 🗐 Output Drive Level 🔽 Input Drive Level 🔽		
DCLK Divider	DCLK Divider		
DCLK Source Divider	DCLK Source Divider		
DCLK Type Invert	DCLK Type Invert		
SDCLK Source	SDCLK Source		
SDCLK Type Invert	SDCLK Type Invert		

Figure 9. LMK04828 Clock Outputs Tab

# 5.1.2 External LMK04828 Clock (Clock Distribution Mode)

The LMK04828 can be used as a clock distributor. In this case, the LMK04828 uses in input clock source from CLKIN SMA connector (J6). SJP2 (XO\_PWR) can be left open to turn off the onboard VCXO to avoid crosstalk. To use this mode, load the configuration file named *LMK\_Config\_External\_Clock.cfg*. This mode allows generation of frequencies that are not possible with the LMK when using the on-board VCXO.

# 5.1.3 Clock Generator Using Onboard VCXO

The LMK04828 is used as a clock generator using the onboard 122.88 MHz VCXO. SJP2 must be shorted to turn on the onboard VCXO. The internal PLLs of the LMK04828 can be used with the onboard VCXO to generate the desired frequencies. To use this mode, load one of the configuration files named *LMK\_Config\_Onboard\_xxx\_MSPS.cfg*, where *xxxx* corresponds to the desired ADC sampling rate. A 10-MHz signal can be brought into the CLKIN input to synchronize to external instruments. This is the board default mode of operation.

# 5.2 Analog Input Options

The ADS54J20EVM allows for a differential analog input configuration in addition to the default using the single-ended transformer-coupled input. This option is described in the following section.

# 5.2.1 Differential Input

The analog input transformers can be bypassed in favor of a differential input source. This allows for a wider range of input frequencies, including the possibility of DC coupling. To configure the EVM for a differential analog input on Channel A, remove C6, C7, and R7 and install R3, R4, C1, and C3. For channel B, remove R8, C14, and C15 and install R21, R22, C12, and C13. For a DC-coupled application, swap the series capacitors with  $0-\Omega$  resistors. The input signal must be biased to the required ADC input common mode voltage.



# Jumper, Connector, and LED Descriptions

# A.1 Jumper Descriptions

The EVM jumpers are shown in Table 6 as well as the default settings for the jumpers. Use this table to reset the EVM in the default configuration, in case of issues.

#### **Table 6. Jumper Descriptions and Default Settings**

Jumper	Description	Default setting
SW1	ADC hardware reset (active high)	Logic low
SJP2	Power enable to VCXO oscillator Y1. Default is power on.	Shunt pins 1-2
SJP1	Selects either 3.3 V or GND for Y1 enable. Default is open	Open
SJP3	Selects either diff sync or single-ended sync from FMC. Default is diff.	Shunt pins 2-3

# A.2 Connector Descriptions

The EVM connectors and their function are described in Table 7.

#### **Table 7. Connector Descriptions**

Connector	Description
J2	Channel A positive analog input
J1 (Not installed)	Channel A negative analog input. Used for differential input mode only.
J3	Channel B positive analog input
J4 (Not installed)	Channel B negative analog input. Used for differential input mode only.
J5	External ADC sample clock input
J6	LMK04828 reference clock input
J7	JESD204B FMC connector. Interfaces to TSW14J56EVM or FPGA evaluation boards
J8 (USB)	USB interface connector. Not used.
J9 (+5V IN)	5-V power supply input



### LED Descriptions

# A.3 LED Descriptions

The EVM LEDs are described Table 8.

# **Table 8. LED Descriptions**

Connector	Description
D3	Not used
D4	5 VDC power present
D2	LMK04828 locked to VCXO
D1	VCXO locked to external reference applied to J6

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconnectivity		

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated