



# PCAL6416A

Low-voltage translating 16-bit I<sup>2</sup>C-bus/SMBus I/O expander with interrupt output, reset, and configuration registers

Rev. 6.2 — 7 April 2017

Product data sheet

## 1. General description

---

The PCAL6416A is a 16-bit general-purpose I/O expander that provides remote I/O expansion for most microcontroller families via the I<sup>2</sup>C-bus interface.

NXP I/O expanders provide a simple solution when additional I/Os are needed while keeping interconnections to a minimum, for example, in battery-powered mobile applications for interfacing to sensors, push buttons, keypad, etc. In addition to providing a flexible set of GPIOs, it simplifies interconnection of a processor running at one voltage level to I/O devices operating at a different (usually higher) voltage level. The PCAL6416A has built-in level shifting feature that makes these devices extremely flexible in mixed signal environments where communication between incompatible I/O voltages is required. Its wide  $V_{DD}$  range of 1.65 V to 5.5 V on the dual power rail allows seamless communications with next-generation low voltage microprocessors and microcontrollers on the interface side (SDA/SCL) and peripherals at a higher voltage on the port side.

There are two supply voltages for PCAL6416A:  $V_{DD(I2C-bus)}$  and  $V_{DD(P)}$ .  $V_{DD(I2C-bus)}$  provides the supply voltage for the interface at the master side (for example, a microcontroller) and the  $V_{DD(P)}$  provides the supply for core circuits and Port P. The bidirectional voltage level translation in the PCAL6416A is provided through  $V_{DD(I2C-bus)}$ .  $V_{DD(I2C-bus)}$  should be connected to the  $V_{DD}$  of the external SCL/SDA lines. This indicates the  $V_{DD}$  level of the I<sup>2</sup>C-bus to the PCAL6416A, while the voltage level on Port P of the PCAL6416A is determined by the  $V_{DD(P)}$ .

The PCAL6416A contains the PCA6416A register set of four pairs of 8-bit Configuration, Input, Output, and Polarity Inversion registers and additionally, the PCAL6416A has Agile I/O, which are additional features specifically designed to enhance the I/O. These additional features are: programmable output drive strength, latchable inputs, programmable pull-up/pull-down resistors, maskable interrupt, interrupt status register, programmable open-drain or push-pull outputs. The PCAL6416A is a pin-to-pin replacement to the PCA6416A, however, the PCAL6416A powers up with all I/O interrupts masked. This mask default allows for a board bring-up free of spurious interrupts at power-up.

At power-on, the I/Os are configured as inputs. However, the system master can enable the I/Os as either inputs or outputs by writing to the I/O configuration bits. The data for each input or output is kept in the corresponding input or output register. The polarity of the Input Port register can be inverted with the Polarity Inversion register, saving external logic gates. Programmable pull-up and pull-down resistors eliminate the need for discrete components.



The system master can reset the PCAL6416A in the event of a time-out or other improper operation by asserting a LOW in the  $\overline{\text{RESET}}$  input. The power-on reset puts the registers in their default state and initializes the I<sup>2</sup>C-bus/SMBus state machine. The  $\overline{\text{RESET}}$  pin causes the same reset/initialization to occur without depowering the part.

The PCAL6416A open-drain interrupt ( $\overline{\text{INT}}$ ) output is activated when any input state differs from its corresponding Input Port register state and is used to indicate to the system master that an input state has changed.

$\overline{\text{INT}}$  can be connected to the interrupt input of a microcontroller. By sending an interrupt signal on this line, the remote I/O can inform the microcontroller if there is incoming data on its ports without having to communicate via the I<sup>2</sup>C-bus. Thus, the PCAL6416A can remain a simple slave device. The input latch feature holds or latches the input pin state and keeps the logic values that created the interrupt until the master can service the interrupt. This minimizes the host's interrupt service response for fast moving inputs.

The device Port P outputs have 25 mA sink capabilities for directly driving LEDs while consuming low device current.

One hardware pin (ADDR) can be used to program and vary the fixed I<sup>2</sup>C-bus address and allow up to two devices to share the same I<sup>2</sup>C-bus or SMBus.

## 2. Features and benefits

- I<sup>2</sup>C-bus to parallel port expander
- Operating power supply voltage range of 1.65 V to 5.5 V
- Allows bidirectional voltage-level translation and GPIO expansion between:
  - ◆ 1.8 V SCL/SDA and 1.8 V, 2.5 V, 3.3 V or 5 V Port P
  - ◆ 2.5 V SCL/SDA and 1.8 V, 2.5 V, 3.3 V or 5 V Port P
  - ◆ 3.3 V SCL/SDA and 1.8 V, 2.5 V, 3.3 V or 5 V Port P
  - ◆ 5 V SCL/SDA and 1.8 V, 2.5 V, 3.3 V or 5 V Port P
- Low standby current consumption:
  - ◆ 1.5  $\mu\text{A}$  typical at 5 V  $V_{\text{DD}}$
  - ◆ 1.0  $\mu\text{A}$  typical at 3.3 V  $V_{\text{DD}}$
- Schmitt trigger action allows slow input transition and better switching noise immunity at the SCL and SDA inputs
  - ◆  $V_{\text{hys}} = 0.18 \text{ V}$  (typical) at 1.8 V
  - ◆  $V_{\text{hys}} = 0.25 \text{ V}$  (typical) at 2.5 V
  - ◆  $V_{\text{hys}} = 0.33 \text{ V}$  (typical) at 3.3 V
  - ◆  $V_{\text{hys}} = 0.5 \text{ V}$  (typical) at 5 V
- 5 V tolerant I/O ports
- Active LOW reset input ( $\overline{\text{RESET}}$ )
- Open-drain active LOW interrupt output ( $\overline{\text{INT}}$ )
- 400 kHz Fast-mode I<sup>2</sup>C-bus
- Internal power-on reset
- Power-up with all channels configured as inputs
- No glitch on power-up
- Noise filter on SCL/SDA inputs

- Latched outputs with 25 mA drive maximum capability for directly driving LEDs
- Latch-up performance exceeds 100 mA per JESD 78, Class II
- ESD protection exceeds JESD 22
  - ◆ 2000 V Human-Body Model (A114-A)
  - ◆ 1000 V Charged-Device Model (C101)
- Packages offered: TSSOP24, HWQFN24, UFBGA24, VFBGA24, XFBGA24, X2QFN24 (LGA, Land Grid Array)

### 2.1 Agile I/O features

- Software backward compatible with PCA6416A with interrupts disabled at power-up
- Pin-to-pin drop-in replacement with PCA6416A
- Output port configuration: bank selectable push-pull or open-drain output stages
- Interrupt status: read-only register identifies the source of an interrupt
- Bit-wise I/O programming features:
  - ◆ Output drive strength: four programmable drive strengths to reduce rise and fall times in low-capacitance applications
  - ◆ Input latch: Input Port register values changes are kept until the Input Port register is read
  - ◆ Pull-up/pull-down enable: floating input or pull-up/pull-down resistor enable
  - ◆ Pull-up/pull-down selection: 100 kΩ pull-up/pull-down resistor selection
  - ◆ Interrupt mask: mask prevents the generation of the interrupt when input changes state to prevent spurious interrupts

## 3. Ordering information

Table 1. Ordering information

Type number	Topside mark	Package		
		Name	Description	Version
PCAL6416AEV	L16A	VFBGA24	plastic very thin fine-pitch ball grid array package; 24 balls; body 3 × 3 × 0.85 mm	SOT1199-1
PCAL6416AEX	L6X <sup>[1]</sup>	XFBGA24 <sup>[2]</sup>	plastic, extremely thin fine-pitch ball grid array package; 24 balls; body 2 × 2 × 0.5 mm	SOT1342-1
PCAL6416AEX1	16X <sup>[1]</sup>	X2QFN24	plastic, thermal enhanced super thin land grid array or quad flat package; no leads; 24 terminals; body 2.0 × 2.0 × 0.35 mm	SOT1895-1
PCAL6416AER	S6X <sup>[1]</sup>	UFBGA24 <sup>[2]</sup>	plastic, ultra thin fine-pitch ball grid array package; 24 balls; body 2 × 2 × 0.65 mm	SOT1361-1
PCAL6416AHF	L16A	HWQFN24	plastic thermal enhanced very very thin quad flat package; no leads; 24 terminals; body 4 × 4 × 0.75 mm	SOT994-1
PCAL6416APW	PCAL6416A	TSSOP24	plastic thin shrink small outline package; 24 leads; body width 4.4 mm	SOT355-1

[1] 'X' rotates from 1 to 5 and indicates the work week of the indicated month

[2] XFBGA24/UFBGA24 packages are discontinued with lifetime buy March 2017; new designs must use X2QFN24 package


### 3.1 Ordering options

Table 2. Ordering options

Type number	Orderable part number	Package	Packing method	Minimum order quantity	Temperature range
PCAL6416AEV	PCAL6416AEVJ	VFBGA24	Reel 13" Q1/T1 *Standard mark SMD	6000	T <sub>amb</sub> = -40 °C to +85 °C
PCAL6416AEX	PCAL6416AEXX	XFBGA24 <sup>[1]</sup>	Reel 7" Q1/T1 *Standard mark SMD	5000	T <sub>amb</sub> = -40 °C to +85 °C
PCAL6416AEX1	PCAL6416AEX1Z	X2QFN24	Reel 7" Q2/T3 *Standard mark SMD	5000	T <sub>amb</sub> = -40 °C to +85 °C
PCAL6416AER	PCAL6416AERJ	UFBGA24 <sup>[1]</sup>	Reel 13" Q1/T1 *Standard mark SMD	10000	T <sub>amb</sub> = -40 °C to +85 °C
	PCAL6416AERX	UFBGA24 <sup>[1]</sup>	Reel 7" Q1/T1 *Standard mark SMD	3000	T <sub>amb</sub> = -40 °C to +85 °C
PCAL6416AHF	PCAL6416AHF,128	HWQFN24	Reel 13" Q2/T3 *Standard mark SMD	6000	T <sub>amb</sub> = -40 °C to +85 °C
PCAL6416APW	PCAL6416APW,118	TSSOP24	Reel 13" Q1/T1 *Standard mark SMD	2500	T <sub>amb</sub> = -40 °C to +85 °C

[1] XFBGA24/UFBGA24 packages are discontinued with lifetime buy March 2017; new designs must use X2QFN24 package

## 4. Block diagram



## 5. Pinning information

### 5.1 Pinning





Fig 2. Pin configuration for TSSOP24



The exposed center pad, if used, must be connected only as a secondary ground or must be left electrically open.

Fig 3. Pin configuration for HWQFN24








Fig 4. Pin configuration for VFBGA24 (3 mm x 3 mm)



An empty cell indicates no ball is populated at that grid point.

Fig 5. Ball mapping for 3 mm x 3 mm VFBGA24 (transparent top view)



	1	2	3	4	5
A	RESET	V <sub>DD</sub> (I <sup>2</sup> C-bus)	V <sub>DD</sub> (P)	SCL	ADDR
B	P0_0		$\overline{\text{INT}}$	SDA	P1_7
C	P0_2	P0_3	P0_1	P1_6	P1_5
D	P0_4	P0_7	P1_0	P1_4	P1_3
E	P0_5	P0_6	V <sub>SS</sub>	P1_1	P1_2

002aah145

An empty cell indicates no ball is populated at that grid point.

**Fig 9. Ball mapping for 2 mm × 2 mm XFBGA24, X2QFN24 and UFBGA24 (transparent top view)**

## 5.2 Pin description

Table 3. Pin description

Symbol	Pin				Description
	TSSOP24	HWQFN24	VFBGA24	UFBGA24, XFBGA24, X2QFN24	
$\overline{\text{INT}}$	1	22	A3	B3	Interrupt output. Connect to $V_{\text{DD(I}^2\text{C-bus)}}$ or $V_{\text{DD(P)}}$ through a pull-up resistor.
$V_{\text{DD(I}^2\text{C-bus)}}$	2	23	B3	A2	Supply voltage of I <sup>2</sup> C-bus. Connect directly to the $V_{\text{DD}}$ of the external I <sup>2</sup> C master. Provides voltage-level translation.
$\overline{\text{RESET}}$	3	24	A2	A1	Active LOW reset input. Connect to $V_{\text{DD(I}^2\text{C-bus)}}$ through a pull-up resistor if no active connection is used.
P0_0 <sup>[1]</sup>	4	1	A1	B1	Port 0 input/output 0.
P0_1 <sup>[1]</sup>	5	2	C3	C3	Port 0 input/output 1.
P0_2 <sup>[1]</sup>	6	3	B1	C1	Port 0 input/output 2.
P0_3 <sup>[1]</sup>	7	4	C1	C2	Port 0 input/output 3.
P0_4 <sup>[1]</sup>	8	5	C2	D1	Port 0 input/output 4.
P0_5 <sup>[1]</sup>	9	6	D1	E1	Port 0 input/output 5.
P0_6 <sup>[1]</sup>	10	7	E1	E2	Port 0 input/output 6.
P0_7 <sup>[1]</sup>	11	8	D2	D2	Port 0 input/output 7.
$V_{\text{SS}}$	12	9	E2	E3	Ground.
P1_0 <sup>[2]</sup>	13	10	E3	D3	Port 1 input/output 0.
P1_1 <sup>[2]</sup>	14	11	E4	E4	Port 1 input/output 1.
P1_2 <sup>[2]</sup>	15	12	D3	E5	Port 1 input/output 2.
P1_3 <sup>[2]</sup>	16	13	E5	D5	Port 1 input/output 3.
P1_4 <sup>[2]</sup>	17	14	D4	D4	Port 1 input/output 4.
P1_5 <sup>[2]</sup>	18	15	D5	C5	Port 1 input/output 5.
P1_6 <sup>[2]</sup>	19	16	C5	C4	Port 1 input/output 6.
P1_7 <sup>[2]</sup>	20	17	C4	B5	Port 1 input/output 7.
ADDR	21	18	B5	A5	Address input. Connect directly to $V_{\text{DD(P)}}$ or ground.
SCL	22	19	A5	A4	Serial clock bus. Connect to $V_{\text{DD(I}^2\text{C-bus)}}$ through a pull-up resistor.
SDA	23	20	A4	B4	Serial data bus. Connect to $V_{\text{DD(I}^2\text{C-bus)}}$ through a pull-up resistor.
$V_{\text{DD(P)}}$	24	21	B4	A3	Supply voltage of PCAL6416A for Port P.

[1] Pins P0\_0 to P0\_7 correspond to bits P0.0 to P0.7. At power-on, all I/O are configured as input.

[2] Pins P1\_0 to P1\_7 correspond to bits P1.0 to P1.7. At power-on, all I/O are configured as input.

## 6. Voltage translation

Table 4 shows how to set up  $V_{DD}$  levels for the necessary voltage translation between the I<sup>2</sup>C-bus and the PCAL6416A.

**Table 4. Voltage translation**

$V_{DD(I^2C\text{-bus})}$ (SDA and SCL of I <sup>2</sup> C master)	$V_{DD(P)}$ (Port P)
1.8 V	1.8 V
1.8 V	2.5 V
1.8 V	3.3 V
1.8 V	5 V
2.5 V	1.8 V
2.5 V	2.5 V
2.5 V	3.3 V
2.5 V	5 V
3.3 V	1.8 V
3.3 V	2.5 V
3.3 V	3.3 V
3.3 V	5 V
5 V	1.8 V
5 V	2.5 V
5 V	3.3 V
5 V	5 V



## 7. Functional description

Refer to [Figure 1 “Block diagram of PCAL6416A \(positive logic\)”](#).

### 7.1 Device address

The address of the PCAL6416A is shown in [Figure 10](#).




Fig 10. PCAL6416A address

ADDR is the hardware address package pin and is held to either HIGH (logic 1) or LOW (logic 0) to assign one of the two possible slave addresses. The last bit of the slave address (R/W) defines the operation (read or write) to be performed. A HIGH (logic 1) selects a read operation, while a LOW (logic 0) selects a write operation.

### 7.2 Interface definition

Table 5. Interface definition

Byte	Bit							
	7 (MSB)	6	5	4	3	2	1	0 (LSB)
I <sup>2</sup> C-bus slave address	L	H	L	L	L	L	ADDR	R/W
I/O data bus	P0.7	P0.6	P0.5	P0.4	P0.3	P0.2	P0.1	P0.0
	P1.7	P1.6	P1.5	P1.4	P1.3	P1.2	P1.1	P1.0

### 7.3 Pointer register and command byte

Following the successful acknowledgement of the address byte, the bus master sends a command byte, which is stored in the Pointer register in the PCAL6416A. The lower three bits of this data byte state the operation (read or write) and the internal registers (Input, Output, Polarity Inversion, or Configuration) that will be affected. Bit 6 in conjunction with the lower three bits of the Command byte are used to point to the extended features of the device (Agile IO). This register is write only.




Fig 11. Pointer register bits

Table 6. Command byte

Pointer register bits								Command byte (hexadecimal)	Register	Protocol	Power-up default
B7	B6	B5	B4	B3	B2	B1	B0				
0	0	0	0	0	0	0	0	00h	Input port 0	read byte	xxxx xxxx <sup>[1]</sup>
0	0	0	0	0	0	0	1	01h	Input port 1	read byte	xxxx xxxx
0	0	0	0	0	0	1	0	02h	Output port 0	read/write byte	1111 1111
0	0	0	0	0	0	1	1	03h	Output port 1	read/write byte	1111 1111
0	0	0	0	0	1	0	0	04h	Polarity Inversion port 0	read/write byte	0000 0000
0	0	0	0	0	1	0	1	05h	Polarity Inversion port 1	read/write byte	0000 0000
0	0	0	0	0	1	1	0	06h	Configuration port 0	read/write byte	1111 1111
0	0	0	0	0	1	1	1	07h	Configuration port 1	read/write byte	1111 1111
0	1	0	0	0	0	0	0	40h	Output drive strength register 0	read/write byte	1111 1111
0	1	0	0	0	0	0	1	41h	Output drive strength register 0	read/write byte	1111 1111
0	1	0	0	0	0	1	0	42h	Output drive strength register 1	read/write byte	1111 1111
0	1	0	0	0	0	1	1	43h	Output drive strength register 1	read/write byte	1111 1111
0	1	0	0	0	1	0	0	44h	Input latch register 0	read/write byte	0000 0000
0	1	0	0	0	1	0	1	45h	Input latch register 1	read/write byte	0000 0000
0	1	0	0	0	1	1	0	46h	Pull-up/pull-down enable register 0	read/write byte	0000 0000
0	1	0	0	0	1	1	1	47h	Pull-up/pull-down enable register 1	read/write byte	0000 0000
0	1	0	0	1	0	0	0	48h	Pull-up/pull-down selection register 0	read/write byte	1111 1111
0	1	0	0	1	0	0	1	49h	Pull-up/pull-down selection register 1	read/write byte	1111 1111
0	1	0	0	1	0	1	0	4Ah	Interrupt mask register 0	read/write byte	1111 1111
0	1	0	0	1	0	1	1	4Bh	Interrupt mask register 1	read/write byte	1111 1111
0	1	0	0	1	1	0	0	4Ch	Interrupt status register 0	read byte	0000 0000
0	1	0	0	1	1	0	1	4Dh	Interrupt status register 1	read byte	0000 0000
0	1	0	0	1	1	1	1	4Fh	Output port configuration register	read/write byte	0000 0000

[1] Undefined.

## 7.4 Register descriptions

### 7.4.1 Input port register pair (00h, 01h)

The Input port registers (registers 0 and 1) reflect the incoming logic levels of the pins, regardless of whether the pin is defined as an input or an output by the Configuration register. The Input port registers are read only; writes to these registers have no effect. The default value 'X' is determined by the externally applied logic level. An Input port register read operation is performed as described in [Section 8.2](#).

**Table 7. Input port 0 register (address 00h)**

Bit	7	6	5	4	3	2	1	0
Symbol	I0.7	I0.6	I0.5	I0.4	I0.3	I0.2	I0.1	I0.0
Default	X	X	X	X	X	X	X	X

**Table 8. Input port 1 register (address 01h)**

Bit	7	6	5	4	3	2	1	0
Symbol	I1.7	I1.6	I1.5	I1.4	I1.3	I1.2	I1.1	I1.0
Default	X	X	X	X	X	X	X	X

### 7.4.2 Output port register pair (02h, 03h)

The Output port registers (registers 2 and 3) shows the outgoing logic levels of the pins defined as outputs by the Configuration register. Bit values in these registers have no effect on pins defined as inputs. In turn, reads from these registers reflect the value that was written to these registers, **not** the actual pin value. A register pair write operation is described in [Section 8.1](#). A register pair read operation is described in [Section 8.2](#).

**Table 9. Output port 0 register (address 02h)**

Bit	7	6	5	4	3	2	1	0
Symbol	O0.7	O0.6	O0.5	O0.4	O0.3	O0.2	O0.1	O0.0
Default	1	1	1	1	1	1	1	1

**Table 10. Output port 1 register (address 03h)**

Bit	7	6	5	4	3	2	1	0
Symbol	O1.7	O1.6	O1.5	O1.4	O1.3	O1.2	O1.1	O1.0
Default	1	1	1	1	1	1	1	1

### 7.4.3 Polarity inversion register pair (04h, 05h)

The Polarity inversion registers (registers 4 and 5) allow polarity inversion of pins defined as inputs by the Configuration register. If a bit in these registers is set (written with '1'), the corresponding port pin's polarity is inverted in the input register. If a bit in this register is cleared (written with a '0'), the corresponding port pin's polarity is retained. A register pair write operation is described in [Section 8.1](#). A register pair read operation is described in [Section 8.2](#).

**Table 11. Polarity inversion port 0 register (address 04h)**

Bit	7	6	5	4	3	2	1	0
Symbol	N0.7	N0.6	N0.5	N0.4	N0.3	N0.2	N0.1	N0.0
Default	0	0	0	0	0	0	0	0

**Table 12. Polarity inversion port 1 register (address 05h)**

Bit	7	6	5	4	3	2	1	0
Symbol	N1.7	N1.6	N1.5	N1.4	N1.3	N1.2	N1.1	N1.0
Default	0	0	0	0	0	0	0	0

### 7.4.4 Configuration register pair (06h, 07h)

The Configuration registers (registers 6 and 7) configure the direction of the I/O pins. If a bit in these registers is set to 1, the corresponding port pin is enabled as a high-impedance input. If a bit in these registers is cleared to 0, the corresponding port pin is enabled as an output. A register pair write operation is described in [Section 8.1](#). A register pair read operation is described in [Section 8.2](#).

**Table 13. Configuration port 0 register (address 06h)**

Bit	7	6	5	4	3	2	1	0
Symbol	C0.7	C0.6	C0.5	C0.4	C0.3	C0.2	C0.1	C0.0
Default	1	1	1	1	1	1	1	1

**Table 14. Configuration port 1 register (address 07h)**

Bit	7	6	5	4	3	2	1	0
Symbol	C1.7	C1.6	C1.5	C1.4	C1.3	C1.2	C1.1	C1.0
Default	1	1	1	1	1	1	1	1

### 7.4.5 Output drive strength register pairs (40h, 41h, 42h, 43h)

The Output drive strength registers control the output drive level of the GPIO. Each GPIO can be configured independently to a certain output current level by two register control bits. For example Port 0.7 is controlled by register 41 CC0.7 (bits [7:6]), Port 0.6 is controlled by register 41 CC0.6 (bits [5:4]). The output drive level of the GPIO is programmed 00b = 0.25×, 01b = 0.5×, 10b = 0.75× or 11b = 1× of the drive capability of the I/O. See [Section 9.2 “Output drive strength control”](#) for more details. A register pair write operation is described in [Section 8.1](#). A register pair read operation is described in [Section 8.2](#).

**Table 15. Current control port 0 register (address 40h)**

Bit	7	6	5	4	3	2	1	0
Symbol	CC0.3		CC0.2		CC0.1		CC0.0	
Default	1	1	1	1	1	1	1	1

**Table 16. Current control port 0 register (address 41h)**

Bit	7	6	5	4	3	2	1	0
Symbol	CC0.7		CC0.6		CC0.5		CC0.4	
Default	1	1	1	1	1	1	1	1

**Table 17. Current control port 1 register (address 42h)**

Bit	7	6	5	4	3	2	1	0
Symbol	CC1.3		CC1.2		CC1.1		CC1.0	
Default	1	1	1	1	1	1	1	1

**Table 18. Current control port 1 register (address 43h)**

Bit	7	6	5	4	3	2	1	0
Symbol	CC1.7		CC1.6		CC1.5		CC1.4	
Default	1	1	1	1	1	1	1	1

### 7.4.6 Input latch register pair (44h, 45h)

The input latch registers (registers 44 and 45) enable and disable the input latch of the I/O pins. These registers are effective only when the pin is configured as an input port. When an input latch register bit is 0, the corresponding input pin state is not latched. A state change in the corresponding input pin generates an interrupt. A read of the input register clears the interrupt. If the input goes back to its initial logic state before the input port register is read, then the interrupt is cleared.

When an input latch register bit is 1, the corresponding input pin state is latched. A change of state of the input generates an interrupt and the input logic value is loaded into the corresponding bit of the input port register (registers 0 and 1). A read of the input port register clears the interrupt. If the input pin returns to its initial logic state before the input port register is read, then the interrupt is not cleared and the corresponding bit of the input port register keeps the logic value that initiated the interrupt. See [Figure 18](#).

For example, if the P0\_4 input was as logic 0 and the input goes to logic 1 then back to logic 0, the input port 0 register will capture this change and an interrupt is generated (if unmasked). When the read is performed on the input port 0 register, the interrupt is

cleared, assuming there were no additional input(s) that have changed, and bit 4 of the input port 0 register will read '1'. The next read of the input port register bit 4 register should now read '0'.

An interrupt remains active when a non-latched input simultaneously switches state with a latched input and then returns to its original state. A read of the input register reflects only the change of state of the latched input and also clears the interrupt. The interrupt is not cleared if the input latch register changes from latched to non-latched configuration.

If the input pin is changed from latched to non-latched input, a read from the input port register reflects the current port logic level. If the input pin is changed from non-latched to latched input, the read from the input register reflects the latched logic level. A register pair write operation is described in [Section 8.1](#). A register pair read operation is described in [Section 8.2](#).

**Table 19. Input latch port 0 register (address 44h)**

Bit	7	6	5	4	3	2	1	0
Symbol	L0.7	L0.6	L0.5	L0.4	L0.3	L0.2	L0.1	L0.0
Default	0	0	0	0	0	0	0	0

**Table 20. Input latch port 1 register (address 45h)**

Bit	7	6	5	4	3	2	1	0
Symbol	L1.7	L1.6	L1.5	L1.4	L1.3	L1.2	L1.1	L1.0
Default	0	0	0	0	0	0	0	0

#### 7.4.7 Pull-up/pull-down enable register pair (46h, 47h)

These registers allow the user to enable or disable pull-up/pull-down resistors on the I/O pins. Setting the bit to logic 1 enables the selection of pull-up/pull-down resistors. Setting the bit to logic 0 disconnects the pull-up/pull-down resistors from the I/O pins. Also, the resistors will be disconnected when the outputs are configured as open-drain outputs (see [Section 7.4.11](#)). Use the pull-up/pull-down registers to select either a pull-up or pull-down resistor. A register pair write operation is described in [Section 8.1](#). A register pair read operation is described in [Section 8.2](#).

**Table 21. Pull-up/pull-down enable port 0 register (address 46h)**

Bit	7	6	5	4	3	2	1	0
Symbol	PE0.7	PE0.6	PE0.5	PE0.4	PE0.3	PE0.2	PE0.1	PE0.0
Default	0	0	0	0	0	0	0	0

**Table 22. Pull-up/pull-down enable port 1 register (address 47h)**

Bit	7	6	5	4	3	2	1	0
Symbol	PE1.7	PE1.6	PE1.5	PE1.4	PE1.3	PE1.2	PE1.1	PE1.0
Default	0	0	0	0	0	0	0	0

### 7.4.8 Pull-up/pull-down selection register pair (48h, 49h)

The I/O port can be configured to have pull-up or pull-down resistor by programming the pull-up/pull-down selection register. Setting a bit to logic 1 selects a 100 k $\Omega$  pull-up resistor for that I/O pin. Setting a bit to logic 0 selects a 100 k $\Omega$  pull-down resistor for that I/O pin. If the pull-up/down feature is disconnected, writing to this register will have no effect on I/O pin. Typical value is 100 k $\Omega$  with minimum of 50 k $\Omega$  and maximum of 150 k $\Omega$ . A register pair write operation is described in [Section 8.1](#). A register pair read operation is described in [Section 8.2](#).

**Table 23. Pull-up/pull-down selection port 0 register (address 48h)**

Bit	7	6	5	4	3	2	1	0
Symbol	PUD0.7	PUD0.6	PUD0.5	PUD0.4	PUD0.3	PUD0.2	PUD0.1	PUD0.0
Default	1	1	1	1	1	1	1	1

**Table 24. Pull-up/pull-down selection port 1 register (address 49h)**

Bit	7	6	5	4	3	2	1	0
Symbol	PUD1.7	PUD1.6	PUD1.5	PUD1.4	PUD1.3	PUD1.2	PUD1.1	PUD1.0
Default	1	1	1	1	1	1	1	1

### 7.4.9 Interrupt mask register pair (4Ah, 4Bh)

Interrupt mask registers are set to logic 1 upon power-on, disabling interrupts during system start-up. Interrupts may be enabled by setting corresponding mask bits to logic 0.

If an input changes state and the corresponding bit in the Interrupt mask register is set to 1, the interrupt is masked and the interrupt pin will not be asserted. If the corresponding bit in the Interrupt mask register is set to 0, the interrupt pin will be asserted.

When an input changes state and the resulting interrupt is masked (interrupt mask bit is 1), setting the input mask register bit to 0 will cause the interrupt pin to be asserted. If the interrupt mask bit of an input that is currently the source of an interrupt is set to 1, the interrupt pin will be de-asserted. A register pair write operation is described in [Section 8.1](#). A register pair read operation is described in [Section 8.2](#).

**Table 25. Interrupt mask port 0 register (address 4Ah) bit description**

Bit	7	6	5	4	3	2	1	0
Symbol	M0.7	M0.6	M0.5	M0.4	M0.3	M0.2	M0.1	M0.0
Default	1	1	1	1	1	1	1	1

**Table 26. Interrupt mask port 1 register (address 4Bh) bit description**

Bit	7	6	5	4	3	2	1	0
Symbol	M1.7	M1.6	M1.5	M1.4	M1.3	M1.2	M1.1	M1.0
Default	1	1	1	1	1	1	1	1

### 7.4.10 Interrupt status register pair (4Ch, 4Dh)

These read-only registers are used to identify the source of an interrupt. When read, a logic 1 indicates that the corresponding input pin was the source of the interrupt. A logic 0 indicates that the input pin is not the source of an interrupt.

When a corresponding bit in the interrupt mask register is set to 1 (masked), the interrupt status bit will return logic 0. A register pair write operation is described in [Section 8.1](#). A register pair read operation is described in [Section 8.2](#).

**Table 27. Interrupt status port 0 register (address 4Ch) bit description**

Bit	7	6	5	4	3	2	1	0
Symbol	S0.7	S0.6	S0.5	S0.4	S0.3	S0.2	S0.1	S0.0
Default	0	0	0	0	0	0	0	0

**Table 28. Interrupt status port 1 register (address 4Dh) bit description**

Bit	7	6	5	4	3	2	1	0
Symbol	S1.7	S1.6	S1.5	S1.4	S1.3	S1.2	S1.1	S1.0
Default	0	0	0	0	0	0	0	0

### 7.4.11 Output port configuration register (4Fh)

The output port configuration register selects port-wise push-pull or open-drain I/O stage. A logic 0 configures the I/O as push-pull (Q1 and Q2 are active, see [Figure 12](#)). A logic 1 configures the I/O as open-drain (Q1 is disabled, Q2 is active) and the recommended command sequence is to program this register (4Fh) before the configuration register (06h and 07h) sets the port pins as outputs.

ODEN0 configures Port 0\_x and ODEN1 configures Port 1\_x.

**Table 29. Output port configuration register (address 4Fh)**


Bit	7	6	5	4	3	2	1	0
Symbol	reserved						ODEN1	ODEN0
Default	0	0	0	0	0	0	0	0

## 7.5 I/O port

When an I/O is configured as an input, FETs Q1 and Q2 are off, which creates a high-impedance input. The input voltage may be raised above  $V_{DD(P)}$  to a maximum of 5.5 V.

If the I/O is configured as an output, Q1 or Q2 is enabled, depending on the state of the Output port register. In this case, there are low-impedance paths between the I/O pin and either  $V_{DD(P)}$  or  $V_{SS}$ . The external voltage applied to this I/O pin should not exceed the recommended levels for proper operation.





## 7.6 Power-on reset

When power (from 0 V) is applied to  $V_{DD(P)}$ , an internal power-on reset holds the PCAL6416A in a reset condition until  $V_{DD(P)}$  has reached  $V_{POR}$ . At that time, the reset condition is released and the PCAL6416A registers and I<sup>2</sup>C-bus/SMBus state machine initializes to their default states. After that,  $V_{DD(P)}$  must be lowered to below  $V_{POR}$  and back up to the operating voltage for a power-reset cycle. See [Section 9.3 “Power-on reset requirements”](#).

## 7.7 Reset input ( $\overline{RESET}$ )

The  $\overline{RESET}$  input can be asserted to initialize the system while keeping the  $V_{DD(P)}$  at its operating level. A reset can be accomplished by holding the  $\overline{RESET}$  pin LOW for a minimum of  $t_{w(rst)}$ . The PCAL6416A registers and I<sup>2</sup>C-bus/SMBus state machine are changed to their default state once  $\overline{RESET}$  is LOW (0). When  $\overline{RESET}$  is HIGH (1), the I/O levels at the P port can be changed externally or through the master. This input requires a pull-up resistor to  $V_{DD(I2C-bus)}$  if no active connection is used.

## 7.8 Interrupt output ( $\overline{\text{INT}}$ )

An interrupt is generated by any rising or falling edge of the port inputs in the Input mode. After time  $t_{V(\text{INT})}$ , the signal  $\overline{\text{INT}}$  is valid. The interrupt is reset when data on the port changes back to the original value or when data is read from the port that generated the interrupt (see [Figure 18](#)). Resetting occurs in the Read mode at the acknowledge (ACK) or not acknowledge (NACK) bit after the rising edge of the SCL signal. Interrupts that occur during the ACK or NACK clock pulse can be lost (or be very short) due to the resetting of the interrupt during this pulse. Any change of the I/Os after resetting is detected and is transmitted as  $\overline{\text{INT}}$ .

A pin configured as an output cannot cause an interrupt. Changing an I/O from an output to an input may cause a false interrupt to occur, if the state of the pin does not match the contents of the Input Port register.

The  $\overline{\text{INT}}$  output has an open-drain structure and requires pull-up resistor to  $V_{\text{DD(P)}}$  or  $V_{\text{DD(I}^2\text{C-bus)}}$ , depending on the application.  $\overline{\text{INT}}$  should be connected to the voltage source of the device that requires the interrupt information.

When using the input latch feature, the input pin state is latched. The interrupt is reset only when data is read from the port that generated the interrupt. The reset occurs in the Read mode at the acknowledge (ACK) or not acknowledge (NACK) bit after the rising edge of the SCL signal.

## 8. Bus transactions

The PCAL6416A is an I<sup>2</sup>C-bus slave device. Data is exchanged between the master and PCAL6416A through write and read commands using I<sup>2</sup>C-bus. The two communication lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.

### 8.1 Write commands

Data is transmitted to the PCAL6416A by sending the device address and setting the Least Significant Bit (LSB) to a logic 0 (see [Figure 10](#) for device address). The command byte is sent after the address and determines which register receives the data that follows the command byte.

Twenty-two registers within the PCAL6416A are configured to operate as eleven register pairs. The eleven pairs are input port, output port, polarity inversion, configuration, output drive strength (two 16-bit registers), input latch, pull-up/pull-down enable, pull-up/pull-down selection, interrupt mask, and interrupt status registers. After sending data to one register, the next data byte is sent to the other register in the pair (see [Figure 13](#) and [Figure 14](#)). For example, if the first byte is sent to Output Port 1 (register 3), the next byte is stored in Output Port 0 (register 2).

There is no limit on the number of data bytes sent in one write transmission. In this way, the host can continuously update a register pair independently of the other registers.




Fig 13. Write to Output port register




Fig 14. Write to device registers

### 8.2 Read commands

To read data from the PCAL6416A, the bus master must first send the PCAL6416A address with the least significant bit set to a logic 0 (see [Figure 10](#) for device address). The command byte is sent after the address and determines which register is to be accessed.

After a restart, the device address is sent again, but this time the least significant bit is set to a logic 1. Data from the register defined by the command byte is sent by the PCAL6416A (see [Figure 15](#) and [Figure 18](#)). Data is clocked into the register on the rising edge of the ACK clock pulse. After the first byte is read, additional bytes may be read, but the data now reflects the information in the other register in the pair. For example, if Input Port 1 is read, the next byte read is Input Port 0. There is no limit on the number of data bytes received in one read transmission, but on the final byte received the bus master must not acknowledge the data.

After a subsequent restart, the command byte contains the value of the next register to be read in the pair. For example, if Input Port 1 was read last before the restart, the register that is read after the restart is the Input Port 0.






Fig 15. Read from device registers



**Remark:** Transfer of data can be stopped at any moment by a STOP condition. When this occurs, data present at the latest acknowledge phase is valid (output mode). It is assumed that the command byte has previously been set to '00' (read input port register).

This figure eliminates the command byte transfers and a restart between the initial slave address call and actual data transfer from P port (see [Figure 15](#)).


**Fig 16. Read input port register (non-latched), scenario 1**



**Remark:** Transfer of data can be stopped at any moment by a STOP condition. When this occurs, data present at the latest acknowledge phase is valid (output mode). It is assumed that the command byte has previously been set to '00' (read input port register).

This figure eliminates the command byte transfers and a restart between the initial slave address call and actual data transfer from P port (see [Figure 15](#)).

**Fig 17. Read input port register (non-latched), scenario 2**




002aah054

**Remark:** Transfer of data can be stopped at any moment by a STOP condition. When this occurs, data present at the latest acknowledge phase is valid (output mode). It is assumed that the command byte has previously been set to '00' (read input port register).

This figure eliminates the command byte transfers and a restart between the initial slave address call and actual data transfer from P port (see [Figure 15](#)).

**Fig 18. Read input port register (latch enabled), scenario 3**

## 9. Application design-in information




### 9.1 Minimizing I<sub>DD</sub> when the I/Os are used to control LEDs


When the I/Os are used to control LEDs, they are normally connected to V<sub>DD</sub> through a resistor as shown in Figure 19. Since the LED acts as a diode, when the LED is off the I/O V<sub>I</sub> is about 1.2 V less than V<sub>DD(P)</sub>. The supply current, I<sub>DD(P)</sub>, increases as V<sub>I</sub> becomes lower than V<sub>DD(P)</sub>.

Designs needing to minimize current consumption, such as battery power applications, should consider maintaining the I/O pins greater than or equal to V<sub>DD</sub> when the LED is off. Figure 20 shows a high value resistor in parallel with the LED. Figure 21 shows V<sub>DD(P)</sub> less than the LED supply voltage by at least 1.2 V. Both of these methods maintain the I/O V<sub>I</sub> at or above V<sub>DD(P)</sub> and prevents additional supply current consumption when the LED is off.





**Fig 20. High value resistor in parallel with the LED**




**Fig 21. Device supplied by a lower voltage**

### 9.2 Output drive strength control

The Output drive strength registers allow the user to control the output drive level of the GPIO. Each GPIO can be configured independently to one of the four possible output current levels. By programming these bits the user is changing the number of transistor pairs or ‘fingers’ that drive the I/O pad.

[Figure 22](#) shows a simplified output stage. The behavior of the pad is affected by the Configuration register, the output port data, and the current control register. When the Current Control register bits are programmed to 10b, then only two of the fingers are active, reducing the current drive capability by 50 %.




**Fig 22. Simplified output stage**

Reducing the current drive capability may be desirable to reduce system noise. When the output switches (transitions from H/L), there is a peak current that is a function of the output drive selection. This peak current runs through  $V_{DD}$  and  $V_{SS}$  package inductance and will create noise (some radiated, but more critically Simultaneous Switching Noise (SSN)). In other words, switching many outputs at the same time will create ground and supply noise. The output drive strength control through the Output Drive Strength registers allows the user to mitigate SSN issues without the need of additional external components.


### 9.3 Power-on reset requirements

In the event of a glitch or data corruption, PCAL6416A can be reset to its default conditions by using the power-on reset feature. Power-on reset requires that the device go through a power cycle to be completely reset. This reset also happens when the device is powered on for the first time in an application.

The two types of power-on reset are shown in [Figure 23](#) and [Figure 24](#).



**Fig 23.  $V_{DD(P)}$  is lowered below 0.2 V or to 0 V and then ramped up to  $V_{DD(P)}$**



**Fig 24.  $V_{DD(P)}$  is lowered below the POR threshold, then ramped back up to  $V_{DD(P)}$**


[Table 30](#) specifies the performance of the power-on reset feature for PCAL6416A for both types of power-on reset.

**Table 30. Recommended supply sequencing and ramp rates**  
*T<sub>amb</sub> = 25 °C (unless otherwise noted). Not tested; specified by design.*

Symbol	Parameter	Condition	Min	Typ	Max	Unit
(dV/dt) <sub>f</sub>	fall rate of change of voltage	Figure 23	0.1	-	2000	ms
(dV/dt) <sub>r</sub>	rise rate of change of voltage	Figure 23	0.1	-	2000	ms
t <sub>d(rst)</sub>	reset delay time	Figure 23; re-ramp time when V <sub>DD(P)</sub> drops below 0.2 V or to V <sub>SS</sub>	1	-	-	μs
		Figure 24; re-ramp time when V <sub>DD(P)</sub> drops to V <sub>POR(min)</sub> - 50 mV	1	-	-	μs
ΔV <sub>DD(gl)</sub>	glitch supply voltage difference	Figure 25	[1]	-	1.0	V
t <sub>w(gl)VDD</sub>	supply voltage glitch pulse width	Figure 25	[2]	-	10	μs
V <sub>POR(trip)</sub>	power-on reset trip voltage	falling V <sub>DD(P)</sub>	0.7	-	-	V
		rising V <sub>DD(P)</sub>	-	-	1.4	V


- [1] Level that V<sub>DD(P)</sub> can glitch down to with a ramp rate = 0.4 μs/V, but not cause a functional disruption when t<sub>w(gl)VDD</sub> < 1 μs.
- [2] Glitch width that will not cause a functional disruption when ΔV<sub>DD(gl)</sub> = 0.5 × V<sub>DD(P)</sub>.

Glitches in the power supply can also affect the power-on reset performance of this device. The glitch width (t<sub>w(gl)VDD</sub>) and glitch height (ΔV<sub>DD(gl)</sub>) are dependent on each other. The bypass capacitance, source impedance, and device impedance are factors that affect power-on reset performance. Figure 25 and Table 30 provide more information on how to measure these specifications.



**Fig 25. Glitch width and glitch height**

V<sub>POR</sub> is critical to the power-on reset. V<sub>POR</sub> is the voltage level at which the reset condition is released and all the registers and the I<sup>2</sup>C-bus/SMBus state machine are initialized to their default states. The value of V<sub>POR</sub> differs based on the V<sub>DD(P)</sub> being lowered to or from 0 V. Figure 26 and Table 30 provide more details on this specification.



**Fig 26. Power-on reset voltage (V<sub>POR</sub>)**

## 9.4 Device current consumption with internal pull-up and pull-down resistors

The PCAL6416A integrates programmable pull-up and pull-down resistors to eliminate external components when pins are configured as inputs and pull-up or pull-down resistors are required (for example, nothing is driving the inputs to the power supply rails). Since these pull-up and pull-down resistors are internal to the device itself, they contribute to the current consumption of the device and must be considered in the overall system design.

The pull-up or pull-down function is selected in registers 48h and 49h, while the resistor is connected by the enable registers 46h and 47h. The configuration of the resistors is shown in [Figure 12](#).

If the resistor is configured as a pull-up, that is, connected to  $V_{DD}$ , a current will flow from the  $V_{DD(P)}$  pin through the resistor to ground when the pin is held LOW. This current will appear as additional  $I_{DD}$  upsetting any current consumption measurements.

In the same manner, if the resistor is configured as a pull-down and the pin is held HIGH, current will flow from the power supply through the pin to the  $V_{SS}$  pin. While this current will not be measured as part of  $I_{DD}$ , one must be mindful of the 200 mA limiting value through  $V_{SS}$ .

The pull-up and pull-down resistors are simple resistors and the current is linear with voltage. The resistance specification for these devices spans from 50 k $\Omega$  with a nominal 100 k $\Omega$  value. Any current flow through these resistors is additive by the number of pins held HIGH or LOW and the current can be calculated by Ohm's law. See [Figure 30](#) for a graph of supply current versus the number of pull-up resistors.

## 9.5 I<sup>2</sup>C-bus error recovery techniques

There are a number of techniques to recover from error conditions on the I<sup>2</sup>C-bus. Slave devices like the PCAL6416A use a state machine to implement the I<sup>2</sup>C protocol and expect a certain sequence of events to occur to function properly. Unexpected events at the I<sup>2</sup>C master can wreak havoc with the slaves connected on the bus. However, it is usually possible to recover deterministically to a known bus state with careful protocol manipulation.

A hard slave reset, either through power-on reset or by activating the  $\overline{\text{RESET}}$  pin, will set the device back into the default state. Of course, this means the input/output pins and their configuration will be lost, which might cause some system issues.

A STOP condition, which is only initiated by the master, will reset the slave state machine into a known condition where SDA is not driven LOW by the slave and logically, the slave is waiting for a START condition. A STOP condition is defined as SDA transitioning from LOW to HIGH while SCL is HIGH.

If the master is interrupted during a packet transmission, the slave may be sending data or performing an Acknowledge, driving the I<sup>2</sup>C-bus SDA line LOW. Since SDA is LOW, it effectively blocks any other I<sup>2</sup>C-bus transaction. A deterministic method to clear this situation, once the master recognizes a 'stuck bus' state, is for the master to blindly transmit nine clocks on SCL. If the slave was transmitting data or acknowledging, nine or

more clocks ensures the slave state machine returns to a known, idle state since the protocol calls for eight data bits and one ACK bit. It does not matter when the slave state machine finishes its transmission, extra clocks will be recognized as STOP conditions.

The PCAL6416A SCL pin is an input only. If SCL is stuck LOW, then only the bus master or a slave performing a clock stretch operation can cause this condition.

With careful design of the bus master error recovery firmware, many I<sup>2</sup>C-bus protocol problems can be avoided.

## 10. Limiting values

**Table 31. Limiting values**

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{DD(I2C-bus)}$	I <sup>2</sup> C-bus supply voltage		-0.5	+6.5	V
$V_{DD(P)}$	supply voltage port P		-0.5	+6.5	V
$V_I$	input voltage		[1] -0.5	+6.5	V
$V_O$	output voltage		[1] -0.5	+6.5	V
$I_{IK}$	input clamping current	ADDR, $\overline{RESET}$ , SCL; $V_I < 0$ V	-	±20	mA
$I_{OK}$	output clamping current	$\overline{INT}$ ; $V_O < 0$ V	-	±20	mA
$I_{IOK}$	input/output clamping current	P port; $V_O < 0$ V or $V_O > V_{DD(P)}$	-	±20	mA
		SDA; $V_O < 0$ V or $V_O > V_{DD(I2C-bus)}$	-	±20	mA
$I_{OL}$	LOW-level output current	continuous; P port; $V_O = 0$ V to $V_{DD(P)}$	-	50	mA
		continuous; SDA, $\overline{INT}$ ; $V_O = 0$ V to $V_{DD(I2C-bus)}$	-	25	mA
$I_{OH}$	HIGH-level output current	continuous; P port; $V_O = 0$ V to $V_{DD(P)}$	-	25	mA
$I_{DD}$	supply current	continuous through $V_{SS}$	-	200	mA
$I_{DD(P)}$	supply current port P	continuous through $V_{DD(P)}$	-	160	mA
$I_{DD(I2C-bus)}$	I <sup>2</sup> C-bus supply current	continuous through $V_{DD(I2C-bus)}$	-	10	mA
$T_{stg}$	storage temperature		-65	+150	°C
$T_{j(max)}$	maximum junction temperature		-	125	°C

[1] The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

## 11. Recommended operating conditions

Table 32. Operating conditions

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>DD(I2C-bus)</sub>	I <sup>2</sup> C-bus supply voltage		1.65	5.5	V
V <sub>DD(P)</sub>	supply voltage port P		1.65	5.5	V
V <sub>IH</sub>	HIGH-level input voltage	SCL, SDA, $\overline{\text{RESET}}$	$0.7 \times V_{\text{DD(I2C-bus)}}$	5.5	V
		ADDR, P1_7 to P0_0	$0.7 \times V_{\text{DD(P)}}$	5.5	V
V <sub>IL</sub>	LOW-level input voltage	SCL, SDA, $\overline{\text{RESET}}$	-0.5	$0.3 \times V_{\text{DD(I2C-bus)}}$	V
		ADDR, P1_7 to P0_0	-0.5	$0.3 \times V_{\text{DD(P)}}$	V
I <sub>OH</sub>	HIGH-level output current	P1_7 to P0_0	-	10	mA
I <sub>OL</sub>	LOW-level output current	P1_7 to P0_0	-	25	mA
T <sub>amb</sub>	ambient temperature	operating in free air	-40	+85	°C

## 12. Thermal characteristics

Table 33. Thermal characteristics

Symbol	Parameter	Conditions	Max	Unit
Z <sub>th(j-a)</sub>	transient thermal impedance from junction to ambient	TSSOP24 package	[1] 88	K/W
		HWQFN24 package	[1] 66	K/W
		VFBGA24 package	[1] 171	K/W

[1] The package thermal impedance is calculated in accordance with JESD 51-7.

### 13. Static characteristics

**Table 34. Static characteristics**
 $T_{amb} = -40\text{ }^{\circ}\text{C to }+85\text{ }^{\circ}\text{C}; V_{DD(I2C-bus)} = 1.65\text{ V to }5.5\text{ V}; \text{ unless otherwise specified.}$ 

Symbol	Parameter	Conditions	Min	Typ <sup>[1]</sup>	Max	Unit	
V <sub>IK</sub>	input clamping voltage	I <sub>I</sub> = -18 mA	-1.2	-	-	V	
V <sub>POR</sub>	power-on reset voltage	V <sub>I</sub> = V <sub>DD(P)</sub> or V <sub>SS</sub> ; I <sub>O</sub> = 0 mA	-	1.1	1.4	V	
V <sub>OH</sub>	HIGH-level output voltage <sup>[2]</sup>	P port; I <sub>OH</sub> = -8 mA; CCX.X = 11b					
		V <sub>DD(P)</sub> = 1.65 V	1.2	-	-	V	
		V <sub>DD(P)</sub> = 2.3 V	1.8	-	-	V	
		V <sub>DD(P)</sub> = 3 V	2.6	-	-	V	
		V <sub>DD(P)</sub> = 4.5 V	4.1	-	-	V	
		P port; I <sub>OH</sub> = -2.5 mA and CCX.X = 00b; I <sub>OH</sub> = -5 mA and CCX.X = 01b; I <sub>OH</sub> = -7.5 mA and CCX.X = 10b; I <sub>OH</sub> = -10 mA and CCX.X = 11b;					
		V <sub>DD(P)</sub> = 1.65 V	1.1	-	-	V	
		V <sub>DD(P)</sub> = 2.3 V	1.7	-	-	V	
		V <sub>DD(P)</sub> = 3 V	2.5	-	-	V	
		V <sub>DD(P)</sub> = 4.5 V	4.0	-	-	V	
V <sub>OL</sub>	LOW-level output voltage <sup>[2]</sup>	P port; I <sub>OL</sub> = 8 mA; CCX.X = 11b					
		V <sub>DD(P)</sub> = 1.65 V	-	-	0.45	V	
		V <sub>DD(P)</sub> = 2.3 V	-	-	0.25	V	
		V <sub>DD(P)</sub> = 3 V	-	-	0.25	V	
		V <sub>DD(P)</sub> = 4.5 V	-	-	0.2	V	
		P port; I <sub>OL</sub> = 2.5 mA and CCX.X = 00b; I <sub>OL</sub> = 5 mA and CCX.X = 01b; I <sub>OL</sub> = 7.5 mA and CCX.X = 10b; I <sub>OL</sub> = 10 mA and CCX.X = 11b;					
		V <sub>DD(P)</sub> = 1.65 V	-	-	0.5	V	
		V <sub>DD(P)</sub> = 2.3 V	-	-	0.3	V	
		V <sub>DD(P)</sub> = 3 V	-	-	0.25	V	
		V <sub>DD(P)</sub> = 4.5 V	-	-	0.2	V	
I <sub>OL</sub>	LOW-level output current <sup>[3]</sup>	V <sub>OL</sub> = 0.4 V; V <sub>DD(P)</sub> = 1.65 V to 5.5 V					
		SDA	3	-	-	mA	
		INT	3	15 <sup>[4]</sup>	-	mA	
I <sub>I</sub>	input current	V <sub>DD(P)</sub> = 1.65 V to 5.5 V					
		SCL, SDA, RESET; V <sub>I</sub> = V <sub>DD(I2C-bus)</sub> or V <sub>SS</sub>	-	-	±1	μA	
		ADDR; V <sub>I</sub> = V <sub>DD(P)</sub> or V <sub>SS</sub>	-	-	±1	μA	
I <sub>IH</sub>	HIGH-level input current	P port; V <sub>I</sub> = V <sub>DD(P)</sub> ; V <sub>DD(P)</sub> = 1.65 V to 5.5 V	-	-	1	μA	
I <sub>IL</sub>	LOW-level input current	P port; V <sub>I</sub> = V <sub>SS</sub> ; V <sub>DD(P)</sub> = 1.65 V to 5.5 V	-	-	1	μA	

Table 34. Static characteristics ...continued





T<sub>amb</sub> = -40 °C to +85 °C; V<sub>DD(I2C-bus)</sub> = 1.65 V to 5.5 V; unless otherwise specified.


Symbol	Parameter	Conditions	Min	Typ <sup>[1]</sup>	Max	Unit	
I <sub>DD</sub>	supply current	I <sub>DD(I2C-bus)</sub> + I <sub>DD(P)</sub> ; SDA, P port, ADDR, RESET; V <sub>I</sub> on SDA and RESET = V <sub>DD(I2C-bus)</sub> or V <sub>SS</sub> ; V <sub>I</sub> on P port and ADDR = V <sub>DD(P)</sub> ; I <sub>O</sub> = 0 mA; I/O = inputs; f <sub>SCL</sub> = 400 kHz					
		V <sub>DD(P)</sub> = 3.6 V to 5.5 V	-	10	25	μA	
		V <sub>DD(P)</sub> = 2.3 V to 3.6 V	-	6.5	15	μA	
		V <sub>DD(P)</sub> = 1.65 V to 2.3 V	-	4	9	μA	
		I <sub>DD(I2C-bus)</sub> + I <sub>DD(P)</sub> ; SCL, SDA, P port, ADDR, RESET; V <sub>I</sub> on SCL, SDA and RESET = V <sub>DD(I2C-bus)</sub> or V <sub>SS</sub> ; V <sub>I</sub> on P port and ADDR = V <sub>DD(P)</sub> ; I <sub>O</sub> = 0 mA; I/O = inputs; f <sub>SCL</sub> = 0 kHz					
		V <sub>DD(P)</sub> = 3.6 V to 5.5 V	-	1.5	7	μA	
		V <sub>DD(P)</sub> = 2.3 V to 3.6 V	-	1	3.2	μA	
		V <sub>DD(P)</sub> = 1.65 V to 2.3 V	-	0.5	1.7	μA	
		Active mode; I <sub>DD(I2C-bus)</sub> + I <sub>DD(P)</sub> ; P port, ADDR, RESET; V <sub>I</sub> on RESET = V <sub>DD(I2C-bus)</sub> ; V <sub>I</sub> on P port and ADDR = V <sub>DD(P)</sub> ; I <sub>O</sub> = 0 mA; I/O = inputs; f <sub>SCL</sub> = 400 kHz, continuous register read					
		V <sub>DD(P)</sub> = 3.6 V to 5.5 V	-	60	125	μA	
		V <sub>DD(P)</sub> = 2.3 V to 3.6 V	-	40	75	μA	
		V <sub>DD(P)</sub> = 1.65 V to 2.3 V	-	20	45	μA	
		ΔI <sub>DD</sub>	additional quiescent supply current <sup>[5]</sup>	with pull-ups enabled (PCAL6416A only); I <sub>DD(I2C-bus)</sub> + I <sub>DD(P)</sub> ; P port, ADDR, RESET; V <sub>I</sub> on SCL, SDA and RESET = V <sub>DD(I2C-bus)</sub> or V <sub>SS</sub> ; V <sub>I</sub> on P port = V <sub>SS</sub> ; V <sub>I</sub> on ADDR = V <sub>DD(I2C-bus)</sub> or V <sub>SS</sub> ; I <sub>O</sub> = 0 mA; I/O = inputs with pull-up enabled; f <sub>SCL</sub> = 0 kHz			
V <sub>DD(P)</sub> = 1.65 V to 5.5 V	-			1.1	1.5	mA	
C <sub>i</sub>	input capacitance	SCL, SDA, RESET; one input at V <sub>DD(I2C-bus)</sub> - 0.6 V, other inputs at V <sub>DD(I2C-bus)</sub> or V <sub>SS</sub> ; V <sub>DD(P)</sub> = 1.65 V to 5.5 V	-	-	25	μA	
		P port, ADDR; one input at V <sub>DD(P)</sub> - 0.6 V, other inputs at V <sub>DD(P)</sub> or V <sub>SS</sub> ; V <sub>DD(P)</sub> = 1.65 V to 5.5 V	-	-	80	μA	
C <sub>io</sub>	input/output capacitance	V <sub>I/O</sub> = V <sub>DD(I2C-bus)</sub> or V <sub>SS</sub> ; V <sub>DD(P)</sub> = 1.65 V to 5.5 V	-	7	8	pF	
		V <sub>I/O</sub> = V <sub>DD(P)</sub> or V <sub>SS</sub> ; V <sub>DD(P)</sub> = 1.65 V to 5.5 V	-	7.5	8.5	pF	
R <sub>pu(int)</sub>	internal pull-up resistance	input/output	50	100	150	kΩ	
R <sub>pd(int)</sub>	internal pull-down resistance	input/output	50	100	150	kΩ	




- [1] For I<sub>DD</sub>, all typical values are at nominal supply voltage (1.8 V, 2.5 V, 3.3 V, 3.6 V or 5 V V<sub>DD</sub>) and T<sub>amb</sub> = 25 °C. Except for I<sub>DD</sub>, the typical values are at V<sub>DD(P)</sub> = V<sub>DD(I2C-bus)</sub> = 3.3 V and T<sub>amb</sub> = 25 °C.
- [2] The total current sourced by all I/Os must be limited to 160 mA.
- [3] Each I/O must be externally limited to a maximum of 25 mA and each octal (P0\_0 to P0\_7 and P1\_0 to P1\_7) must be limited to a maximum current of 100 mA, for a device total of 200 mA.
- [4] Typical value for T<sub>amb</sub> = 25 °C. V<sub>OL</sub> = 0.4 V and V<sub>DD(I2C-bus)</sub> = V<sub>DD(P)</sub> = 3.3 V. Typical value for V<sub>DD(I2C-bus)</sub> = V<sub>DD(P)</sub> < 2.5 V, V<sub>OL</sub> = 0.6 V.
- [5] Internal pull-up/pull-down resistors disabled.

### 13.1 Typical characteristics







a.  $V_{DD(P)} = 1.65 \text{ V}$




b.  $V_{DD(P)} = 1.8 \text{ V}$




c.  $V_{DD(P)} = 2.5 \text{ V}$



d.  $V_{DD(P)} = 3.3 \text{ V}$




e.  $V_{DD(P)} = 5.0 \text{ V}$




f.  $V_{DD(P)} = 5.5 \text{ V}$


Fig 31. I/O sink current versus LOW-level output voltage with CCX.X = 11b




a.  $V_{DD(P)} = 1.65 \text{ V}$




b.  $V_{DD(P)} = 1.8 \text{ V}$




c.  $V_{DD(P)} = 2.5 \text{ V}$



d.  $V_{DD(P)} = 3.3 \text{ V}$





e.  $V_{DD(P)} = 5.0 \text{ V}$



f.  $V_{DD(P)} = 5.5 \text{ V}$

**Fig 32. I/O source current versus HIGH-level output voltage with CCX.X = 11b**



## 14. Dynamic characteristics

**Table 35. I<sup>2</sup>C-bus interface timing requirements**

Over recommended operating free air temperature range, unless otherwise specified. See [Figure 36](#).

Symbol	Parameter	Conditions	Standard-mode I <sup>2</sup> C-bus		Fast-mode I <sup>2</sup> C-bus		Unit
			Min	Max	Min	Max	
f <sub>SCL</sub>	SCL clock frequency		0	100	0	400	kHz
t <sub>HIGH</sub>	HIGH period of the SCL clock		4	-	0.6	-	μs
t <sub>LOW</sub>	LOW period of the SCL clock		4.7	-	1.3	-	μs
t <sub>SP</sub>	pulse width of spikes that must be suppressed by the input filter		0	50	0	50	ns
t <sub>SU;DAT</sub>	data set-up time		250	-	100	-	ns
t <sub>HD;DAT</sub>	data hold time		0	-	0	-	ns
t <sub>r</sub>	rise time of both SDA and SCL signals		-	1000	20	300	ns
t <sub>f</sub>	fall time of both SDA and SCL signals		-	300	20 × (V <sub>DD</sub> / 5.5 V)	300	ns
t <sub>BUF</sub>	bus free time between a STOP and START condition		4.7	-	1.3	-	μs
t <sub>SU;STA</sub>	set-up time for a repeated START condition		4.7	-	0.6	-	μs
t <sub>HD;STA</sub>	hold time (repeated) START condition		4	-	0.6	-	μs
t <sub>SU;STO</sub>	set-up time for STOP condition		4	-	0.6	-	μs
t <sub>VD;DAT</sub>	data valid time	SCL LOW to SDA output valid	-	3.45	-	0.9	μs
t <sub>VD;ACK</sub>	data valid acknowledge time	ACK signal from SCL LOW to SDA (out) LOW	-	3.45	-	0.9	μs

**Table 36. Reset timing requirements**

Over recommended operating free air temperature range, unless otherwise specified. See [Figure 38](#).

Symbol	Parameter	Conditions	Standard-mode I <sup>2</sup> C-bus		Fast-mode I <sup>2</sup> C-bus		Unit
			Min	Max	Min	Max	
t <sub>w(rst)</sub>	reset pulse width		30	-	30	-	ns
t <sub>rec(rst)</sub>	reset recovery time		200	-	200	-	ns
t <sub>rst</sub>	reset time	[1]	600	-	600	-	ns


[1] Minimum time for SDA to become HIGH or minimum time to wait before doing a START.


**Table 37. Switching characteristics**

Over recommended operating free air temperature range;  $C_L \leq 100$  pF; unless otherwise specified. See [Figure 37](#).

Symbol	Parameter	Conditions	Standard-mode I <sup>2</sup> C-bus		Fast-mode I <sup>2</sup> C-bus		Unit
			Min	Max	Min	Max	
$t_{V(INT)}$	valid time on pin $\overline{INT}$	from P port to $\overline{INT}$	-	1	-	1	$\mu$ s
$t_{rst(INT)}$	reset time on pin $\overline{INT}$	from SCL to $\overline{INT}$	-	1	-	1	$\mu$ s
$t_{V(Q)}$	data output valid time	from SCL to P port	-	400	-	400	ns
$t_{su(D)}$	data input set-up time	from P port to SCL	0	-	0	-	ns
$t_{h(D)}$	data input hold time	from P port to SCL	300	-	300	-	ns

## 15. Parameter measurement information






b. Voltage waveforms

$C_L$  includes probe and jig capacitance.


All inputs are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz;  $Z_o = 50 \Omega$ ;  $t_r/t_f \leq 30$  ns.

All parameters and waveforms are not applicable to all devices.


Fig 36. Interrupt load circuit and voltage waveforms



a. P port load configuration



b. Write mode ( $\overline{R/\overline{W}} = 0$ )



c. Read mode ( $\overline{R/\overline{W}} = 1$ )

$C_L$  includes probe and jig capacitance.

$t_{V(Q)}$  is measured from  $0.7 \times V_{DD}$  on SCL to 50 % I/O (Pn) output.


All inputs are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz;  $Z_o = 50 \Omega$ ;  $t_r/t_f \leq 30$  ns.

The outputs are measured one at a time, with one transition per measurement.

All parameters and waveforms are not applicable to all devices.

**Fig 37. P port load circuit and voltage waveforms**





c. RESET timing

$C_L$  includes probe and jig capacitance.

All inputs are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz;  $Z_o = 50 \Omega$ ;  $t_r/t_f \leq 30$  ns.

The outputs are measured one at a time, with one transition per measurement.

I/Os are configured as inputs.

All parameters and waveforms are not applicable to all devices.

**Fig 38. Reset load circuits and voltage waveforms**

16. Package outline

HWQFN24: plastic thermal enhanced very very thin quad flat package; no leads; 24 terminals; body 4 x 4 x 0.75 mm

SOT994-1




Fig 39. Package outline SOT994-1 (HWQFN24)

TSSOP24: plastic thin shrink small outline package; 24 leads; body width 4.4 mm

SOT355-1




Fig 40. Package outline SOT355-1 (TSSOP24)

VFBGA24: plastic very thin fine-pitch ball grid array package;  
24 balls; body 3 x 3 x 0.85 mm

SOT1199-1




Fig 41. Package outline SOT1199-1 (VFBGA24)

XFBGA24: plastic, extremely thin fine-pitch ball grid array package; 24 balls

SOT1342-1




Fig 42. Package outline SOT1342-1 (XFBGA24); EX option

UFBGA24: plastic ultra thin fine-pitch ball grid array package; 24 balls

SOT1361-1




Fig 43. Package outline SOT1361-1 (UFBGA24); ER option

X2QFN24: plastic, thermal enhanced super thin quad flat package; no leads;  
24 terminals; 2.0 x 2.0 x 0.35 mm body

SOT1895-1




Fig 44. Package outline SOT1895-1 (X2QFN24)

## 17. Soldering of SMD packages

This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note *AN10365 "Surface mount reflow soldering description"*.

### 17.1 Introduction to soldering

Soldering is one of the most common methods through which packages are attached to Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both the mechanical and the electrical connection. There is no single soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high densities that come with increased miniaturization.

### 17.2 Wave and reflow soldering

Wave soldering is a joining technology in which the joints are made by solder coming from a standing wave of liquid solder. The wave soldering process is suitable for the following:

- Through-hole components
- Leaded or leadless SMDs, which are glued to the surface of the printed circuit board

Not all SMDs can be wave soldered. Packages with solder balls, and some leadless packages which have solder lands underneath the body, cannot be wave soldered. Also, leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered, due to an increased probability of bridging.

The reflow soldering process involves applying solder paste to a board, followed by component placement and exposure to a temperature profile. Leaded packages, packages with solder balls, and leadless packages are all reflow solderable.

Key characteristics in both wave and reflow soldering are:

- Board specifications, including the board finish, solder masks and vias
- Package footprints, including solder thieves and orientation
- The moisture sensitivity level of the packages
- Package placement
- Inspection and repair
- Lead-free soldering versus SnPb soldering

### 17.3 Wave soldering

Key characteristics in wave soldering are:

- Process issues, such as application of adhesive and flux, clinching of leads, board transport, the solder wave parameters, and the time during which components are exposed to the wave
- Solder bath specifications, including temperature and impurities



## 17.4 Reflow soldering

Key characteristics in reflow soldering are:

- Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to higher minimum peak temperatures (see [Figure 45](#)) than a SnPb process, thus reducing the process window
- Solder paste printing issues including smearing, release, and adjusting the process window for a mix of large and small components on one board
- Reflow temperature profile; this profile includes preheat, reflow (in which the board is heated to the peak temperature) and cooling down. It is imperative that the peak temperature is high enough for the solder to make reliable solder joints (a solder paste characteristic). In addition, the peak temperature must be low enough that the packages and/or boards are not damaged. The peak temperature of the package depends on package thickness and volume and is classified in accordance with [Table 38](#) and [39](#)

**Table 38. SnPb eutectic process (from J-STD-020D)**


Package thickness (mm)	Package reflow temperature (°C)	
	Volume (mm <sup>3</sup> )	
	< 350	≥ 350
< 2.5	235	220
≥ 2.5	220	220

**Table 39. Lead-free process (from J-STD-020D)**

Package thickness (mm)	Package reflow temperature (°C)		
	Volume (mm <sup>3</sup> )		
	< 350	350 to 2000	> 2000
< 1.6	260	260	260
1.6 to 2.5	260	250	245
> 2.5	250	245	245


Moisture sensitivity precautions, as indicated on the packing, must be respected at all times.

Studies have shown that small packages reach higher temperatures during reflow soldering, see [Figure 45](#).



For further information on temperature profiles, refer to Application Note AN10365 “Surface mount reflow soldering description”.

### 18. Soldering: PCB footprints



**Fig 46. PCB footprint for SOT1199-1 (VFBGA24); reflow soldering**

Footprint information for reflow soldering of TSSOP24 package

SOT355-1




Fig 47. PCB footprint for SOT355-1 (TSSOP24); reflow soldering

Footprint information for reflow soldering of HVQFN24 package

SOT994-1




Fig 48. PCB footprint for SOT994-1 (HVQFN24); reflow soldering

Footprint information for reflow soldering of XFBGA24 package

SOT1342-1









Fig 49. PCB footprint for SOT1342-1 (XFBGA24); reflow soldering

Footprint information for reflow soldering of XFBGA24 package

SOT1342-1 (SMD version)



-  solder land (SL)
-  solder paste deposit (SP)
-  solder land plus solder paste
- occupied area
- solder resist (SR)



Dimensions in mm

P	SL	SP	SR	Hx	Hy
0.40	0.25	0.18	0.20	2.20	2.20

Issue date 13-11-25  
13-12-05


detail X




sot1342-1\_smd\_fr


Fig 50. PCB footprint for SOT1342-1 (XFBGA24, Solder Mask Defined version), EX option; reflow soldering

Footprint information for reflow soldering of XFBGA24 package

SOT1342-1 (NSMD version)



-  solder land (SL)
-  solder paste deposit (SP)
-  solder land plus solder paste
- occupied area
- solder resist (SR)



Dimensions in mm


P	SL	SP	SR	Hx	Hy
0.40	0.18	0.20	0.25	2.20	2.20

Issue date 13-11-25  
13-12-05


sot1342-1\_nsm�\_fr

Fig 51. PCB footprint for SOT1342-1 (XFBGA24, Non-Solder Mask Defined version), EX option; reflow soldering






**Fig 52. PCB footprint for SOT1361-1 (UFBGA24, Solder Mask Defined version), ER option; reflow soldering**



**Fig 53. PCB footprint for SOT1361-1 (UFBGA24, Non-Solder Mask Defined version), ER option; reflow soldering**



**Fig 54. PCB footprint for SOT1895-1 (X2QFN24); reflow soldering**

## 19. Abbreviations

Table 40. Abbreviations

Acronym	Description
ESD	ElectroStatic Discharge
FET	Field-Effect Transistor
GPIO	General Purpose Input/Output
I <sup>2</sup> C-bus	Inter-Integrated Circuit bus
I/O	Input/Output
LED	Light-Emitting Diode
LSB	Least Significant Bit
MSB	Most Significant Bit
PCB	Printed-Circuit Board
POR	Power-On Reset
SMBus	System Management Bus

## 20. Revision history

Table 41. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
PCAL6416A v.6.2	20170407	Product data sheet	-	PCAL6416A v.6.1
Modifications:	<ul style="list-style-type: none"> <li>Added "land grid array" to description of X2QFN24</li> <li>Removed "PCAL6416AEX1/X2QFN16" from <a href="#">Figure 6 "Pin configuration for XFBGA24 (2 mm × 2 mm); EX option"</a></li> <li>Added <a href="#">Figure 7 "Pin configuration for X2QFN24 (2 mm × 2 mm); EX1 land grid array option"</a></li> </ul>			
PCAL6416A v.6.1	20161103	Product data sheet	-	PCAL6416A v.6
Modifications:	<ul style="list-style-type: none"> <li>Added PCAL6416AEX1</li> </ul>			
PCAL6416A v.6	20141009	Product data sheet	-	PCAL6416A v.5
Modifications:	<ul style="list-style-type: none"> <li><a href="#">Table 1 "Ordering information"</a>: PCAL6416AEX topside mark changed from "L16" to "L6X"</li> </ul>			
PCAL6416A v.5	20131210	Product data sheet	-	PCAL6416A v.4
PCAL6416A v.4	20130506	Product data sheet	-	PCAL6416A v.3
PCAL6416A v.3	20121224	Product data sheet	-	PCAL6416A v.2
PCAL6416A v.2	20121005	Product data sheet	-	PCAL6416A v.1
PCAL6416A v.1	20120808	Product data sheet	-	-

## 21. Legal information

### 21.1 Data sheet status

Document status <sup>[1][2]</sup>	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <http://www.nxp.com>.

### 21.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

**Short data sheet** — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

### 21.3 Disclaimers

**Limited warranty and liability** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

**Limiting values** — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

**Terms and conditions of commercial sale** — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <http://www.nxp.com/profile/terms>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**Non-automotive qualified products** — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's

own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

## 21.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

**I<sup>2</sup>C-bus** — logo is a trademark of NXP B.V.

## 22. Contact information

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)

## 23. Contents

<b>1</b>	<b>General description</b> . . . . .	<b>1</b>	<b>12</b>	<b>Thermal characteristics</b> . . . . .	<b>30</b>
<b>2</b>	<b>Features and benefits</b> . . . . .	<b>2</b>	<b>13</b>	<b>Static characteristics</b> . . . . .	<b>31</b>
2.1	Agile I/O features . . . . .	3	13.1	Typical characteristics . . . . .	33
<b>3</b>	<b>Ordering information</b> . . . . .	<b>3</b>	<b>14</b>	<b>Dynamic characteristics</b> . . . . .	<b>37</b>
3.1	Ordering options . . . . .	4	<b>15</b>	<b>Parameter measurement information</b> . . . . .	<b>38</b>
<b>4</b>	<b>Block diagram</b> . . . . .	<b>4</b>	<b>16</b>	<b>Package outline</b> . . . . .	<b>42</b>
<b>5</b>	<b>Pinning information</b> . . . . .	<b>5</b>	<b>17</b>	<b>Soldering of SMD packages</b> . . . . .	<b>48</b>
5.1	Pinning . . . . .	5	17.1	Introduction to soldering . . . . .	48
5.2	Pin description . . . . .	7	17.2	Wave and reflow soldering . . . . .	48
<b>6</b>	<b>Voltage translation</b> . . . . .	<b>8</b>	17.3	Wave soldering . . . . .	48
<b>7</b>	<b>Functional description</b> . . . . .	<b>9</b>	17.4	Reflow soldering . . . . .	49
7.1	Device address . . . . .	9	<b>18</b>	<b>Soldering: PCB footprints</b> . . . . .	<b>51</b>
7.2	Interface definition . . . . .	9	<b>19</b>	<b>Abbreviations</b> . . . . .	<b>60</b>
7.3	Pointer register and command byte . . . . .	9	<b>20</b>	<b>Revision history</b> . . . . .	<b>60</b>
7.4	Register descriptions . . . . .	11	<b>21</b>	<b>Legal information</b> . . . . .	<b>61</b>
7.4.1	Input port register pair (00h, 01h) . . . . .	11	21.1	Data sheet status . . . . .	61
7.4.2	Output port register pair (02h, 03h) . . . . .	11	21.2	Definitions . . . . .	61
7.4.3	Polarity inversion register pair (04h, 05h) . . . . .	12	21.3	Disclaimers . . . . .	61
7.4.4	Configuration register pair (06h, 07h) . . . . .	12	21.4	Trademarks . . . . .	62
7.4.5	Output drive strength register pairs (40h, 41h, 42h, 43h) . . . . .	13	<b>22</b>	<b>Contact information</b> . . . . .	<b>62</b>
7.4.6	Input latch register pair (44h, 45h) . . . . .	13	<b>23</b>	<b>Contents</b> . . . . .	<b>63</b>
7.4.7	Pull-up/pull-down enable register pair (46h, 47h) . 14	14			
7.4.8	Pull-up/pull-down selection register pair (48h, 49h) . . . . .	15			
7.4.9	Interrupt mask register pair (4Ah, 4Bh) . . . . .	15			
7.4.10	Interrupt status register pair (4Ch, 4Dh) . . . . .	16			
7.4.11	Output port configuration register (4Fh) . . . . .	16			
7.5	I/O port . . . . .	16			
7.6	Power-on reset . . . . .	17			
7.7	Reset input ( <b>RESET</b> ) . . . . .	17			
7.8	Interrupt output ( <b>INT</b> ) . . . . .	18			
<b>8</b>	<b>Bus transactions</b> . . . . .	<b>18</b>			
8.1	Write commands . . . . .	18			
8.2	Read commands . . . . .	20			
<b>9</b>	<b>Application design-in information</b> . . . . .	<b>24</b>			
9.1	Minimizing I <sub>DD</sub> when the I/Os are used to control LEDs . . . . .	24			
9.2	Output drive strength control . . . . .	25			
9.3	Power-on reset requirements . . . . .	26			
9.4	Device current consumption with internal pull-up and pull-down resistors . . . . .	28			
9.5	I <sup>2</sup> C-bus error recovery techniques . . . . .	28			
<b>10</b>	<b>Limiting values</b> . . . . .	<b>29</b>			
<b>11</b>	<b>Recommended operating conditions</b> . . . . .	<b>30</b>			

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP Semiconductors N.V. 2017.

All rights reserved.

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)

Date of release: 7 April 2017

Document identifier: PCAL6416A