# **Analog Multiplexers/Demultiplexers**

The MC14051B, MC14052B, and MC14053B analog multiplexers are digitally-controlled analog switches. The MC14051B effectively implements an SP8T solid state switch, the MC14052B a DP4T, and the MC14053B a Triple SPDT. All three devices feature low ON impedance and very low OFF leakage current. Control of analog signals up to the complete supply voltage range can be achieved.

#### **Features**

- Triple Diode Protection on Control Inputs
- Switch Function is Break Before Make
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Analog Voltage Range (V<sub>DD</sub> V<sub>EE</sub>) = 3.0 to 18 V
   Note: V<sub>EE</sub> must be ≤ V<sub>SS</sub>
- Linearized Transfer Characteristics
- Low-noise  $12 \text{ nV/}\sqrt{\text{Cycle}}$ ,  $f \ge 1.0 \text{ kHz Typical}$
- Pin-for-Pin Replacement for CD4051, CD4052, and CD4053
- For 4PDT Switch, See MC14551B
- For Lower R<sub>ON</sub>, Use the HC4051, HC4052, or HC4053 High–Speed CMOS Devices
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant

#### MAXIMUM RATINGS (Voltages Referenced to VSS)

Symbol	Parameter	Value	Unit
$V_{DD}$	DC Supply Voltage Range (Referenced to $V_{EE}$ , $V_{SS} \ge V_{EE}$ )	-0.5 to +18.0	٧
V <sub>in</sub> , V <sub>out</sub>	Input or Output Voltage Range (DC or Transient) (Referenced to V <sub>SS</sub> for Control Inputs and V <sub>EE</sub> for Switch I/O)	-0.5 to V <sub>DD</sub> + 0.5	V
I <sub>in</sub>	Input Current (DC or Transient) per Control Pin	+10	mA
I <sub>SW</sub>	Switch Through Current	±25	mA
P <sub>D</sub>	Power Dissipation per Package (Note 1)	500	mW
T <sub>A</sub>	Ambient Temperature Range	-55 to +125	°C
T <sub>stg</sub>	Storage Temperature Range	-65 to +150	°C
TL	Lead Temperature (8-Second Soldering)	260	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

 Temperature Derating: Plastic "P and D/DW" Packages: - 7.0 mW/°C From 65°C To 125°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation,  $V_{in}$  and  $V_{out}$  should be constrained to the range  $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}.$ 

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either  $V_{SS}$ ,  $V_{EE}$  or  $V_{DD}$ ). Unused outputs must be left open.



# ON Semiconductor®

http://onsemi.com

MARKING DIAGRAMS



16<mark>ኩሉሉሉሉሉ</mark> MC1405xBCP O AWLYYWWG 1 **ኮ**ៃ ሁሁ ሁሁ ሁ










x = 1, 2, or 3

A = Assembly Location


WL, L = Wafer Lot
Y = Year
WW, W = Work Week
G or ■ = Pb-Free Package
(Note: Microdot may be in either location)

#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 9 of this data sheet.



Note: Control Inputs referenced to  $V_{SS}$ , Analog Inputs and Outputs reference to  $V_{EE}$ .  $V_{EE}$  must be  $\leq V_{SS}$ .



#### **ELECTRICAL CHARACTERISTICS**

			- 5	5°C		25°C		125°C			
Characteristic	Symbol	V <sub>DD</sub>	Test Conditions	Min	Max	Min	Typ (Note 2)	Max	Min	Max	Unit
SUPPLY REQUIREMENTS	(Voltages I	Referer	nced to V <sub>EE</sub> )	•	•						
Power Supply Voltage Range	V <sub>DD</sub>	-	$V_{DD} - 3.0 \ge V_{SS} \ge V_{EE}$	3.0	18	3.0	-	18	3.0	18	V
Quiescent Current Per Package	I <sub>DD</sub>	5.0 10 15	$\label{eq:control Inputs: Vin = VSS or VDD,} V_{in} = V_{SS} \text{ or V}_{DD}, \\ \text{Switch I/O: } V_{EE} \leq V_{I/O} \leq V_{DD}, \text{ and } \Delta V_{switch} \leq \\ \text{500 mV (Note 3)}$	- - -	5.0 10 20	- - -	0.005 0.010 0.015	5.0 10 20		150 300 600	μΑ
Total Supply Current (Dynamic Plus Quiescent, Per Package	I <sub>D(AV)</sub>	5.0 10 15	$T_A = 25^{\circ} C$ only (The channel component, $(V_{in} - V_{out})/R_{on}$ , is not included.)		Typical	(	0.07 μA/kHz 0.20 μA/kHz 0.36 μA/kHz	z) f + I <sub>DD</sub>			μА
CONTROL INPUTS — INHI	BIT, A, B,	C (Volta	ages Referenced to V <sub>SS</sub> )								
Low-Level Input Voltage	V <sub>IL</sub>	5.0 10 15	R <sub>on</sub> = per spec, I <sub>off</sub> = per spec	- - -	1.5 3.0 4.0	- - -	2.25 4.50 6.75	1.5 3.0 4.0	1 1 1	1.5 3.0 4.0	V
High-Level Input Voltage	V <sub>IH</sub>	5.0 10 15	R <sub>on</sub> = per spec, I <sub>off</sub> = per spec	3.5 7.0 11	- - -	3.5 7.0 11	2.75 5.50 8.25	- - -	3.5 7.0 11	- - -	V
Input Leakage Current	I <sub>in</sub>	15	V <sub>in</sub> = 0 or V <sub>DD</sub>	_	± 0.1	_	±0.00001	± 0.1	ı	1.0	μΑ
Input Capacitance	C <sub>in</sub>	1		-	-	-	5.0	7.5	1	_	pF
SWITCHES IN/OUT AND CO	OMMONS	OUT/II	N — X, Y, Z (Voltages Refere	nced to	V <sub>EE</sub> )						
Recommended Peak-to-Peak Voltage Into or Out of the Switch	V <sub>I/O</sub>	-	Channel On or Off	0	V <sub>DD</sub>	0	-	V <sub>DD</sub>	0	V <sub>DD</sub>	V <sub>PP</sub>
Recommended Static or Dynamic Voltage Across the Switch (Note 3) (Figure 5)	$\Delta V_{switch}$	-	Channel On	0	600	0	-	600	0	300	mV
Output Offset Voltage	V <sub>OO</sub>	-	V <sub>in</sub> = 0 V, No Load	-	-	-	10	_	_	_	μV
ON Resistance	R <sub>on</sub>	5.0 10 15	$\begin{array}{l} \Delta V_{switch} \leq 500 \text{ mV} \\ \text{(Note 3) } V_{in} = V_{IL} \text{ or } V_{IH} \\ \text{(Control), and } V_{in} = \\ 0 \text{ to } V_{DD} \text{ (Switch)} \end{array}$	- - -	800 400 220	- - -	250 120 80	1050 500 280	1 1 1	1200 520 300	Ω
ΔON Resistance Between Any Two Channels in the Same Package	$\Delta R_{on}$	5.0 10 15		- - -	70 50 45	1 1 1	25 10 10	70 50 45	1 1 1	135 95 65	Ω
Off-Channel Leakage Current (Figure 10)	I <sub>off</sub>	15	V <sub>in</sub> = V <sub>IL</sub> or V <sub>IH</sub> (Control) Channel to Channel or Any One Channel	_	± 100	-	± 0.05	± 100	-	±1000	nA
Capacitance, Switch I/O	C <sub>I/O</sub>	-	Inhibit = V <sub>DD</sub>	_	-	-	10	_	-	_	pF
Capacitance, Common O/I	C <sub>O/I</sub>	-	Inhibit = V <sub>DD</sub> (MC14051B) (MC14052B) (MC14053B)	- - -	- - -	- - -	60 32 17			- - -	pF
Capacitance, Feedthrough (Channel Off)	C <sub>I/O</sub>	-	Pins Not Adjacent Pins Adjacent	- -	- -	-	0.15 0.47	_ _	-	- -	pF

Data labeled "Typ" is not to be used for design purposes, but is intended as an indication of the IC's potential performance.
 For voltage drops across the switch (ΔV<sub>switch</sub>) > 600 mV ( > 300 mV at high temperature), excessive V<sub>DD</sub> current may be drawn, i.e. the current out of the switch may contain both V<sub>DD</sub> and switch input components. The reliability of the device will be unaffected unless the Maximum Ratings are exceeded. (See first page of this data sheet.)

 $\textbf{ELECTRICAL CHARACTERISTICS} \text{ (Note 4) } (C_L = 50 \text{ pF, } T_A = 25^{\circ}\text{C) } \text{ ($V_{EE} \leq V_{SS}$ unless otherwise indicated)}$ 

Characteristic	Symbol	V <sub>DD</sub> – V <sub>EE</sub> Vdc	Typ (Note 5) All Types	Max	Unit
Propagation Delay Times (Figure 6) Switch Input to Switch Output ( $R_L = 1 \text{ k}\Omega$ ) MC14051	t <sub>PLH</sub> , t <sub>PHL</sub>				ns
$t_{PLH}$ , $t_{PHL}$ = (0.17 ns/pF) $C_L$ + 26.5 ns $t_{PLH}$ , $t_{PHL}$ = (0.08 ns/pF) $C_L$ + 11 ns $t_{PLH}$ , $t_{PHL}$ = (0.06 ns/pF) $C_L$ + 9.0 ns		5.0 10 15	35 15 12	90 40 30	
$\begin{array}{l} \text{MC14052} \\ \text{t}_{\text{PLH}},  \text{t}_{\text{PHL}} = (0.17  \text{ns/pF})  \text{C}_{\text{L}} + 21.5  \text{ns} \\ \text{t}_{\text{PLH}},  \text{t}_{\text{PHL}} = (0.08  \text{ns/pF})  \text{C}_{\text{L}} + 8.0  \text{ns} \\ \text{t}_{\text{PLH}},  \text{t}_{\text{PHL}} = (0.06  \text{ns/pF})  \text{C}_{\text{L}} + 7.0  \text{ns} \end{array}$		5.0 10 15	30 12 10	75 30 25	ns
$\begin{aligned} &\text{MC14053} \\ &\text{t}_{\text{PLH}},  \text{t}_{\text{PHL}} = (0.17  \text{ns/pF})  \text{C}_{\text{L}} + 16.5  \text{ns} \\ &\text{t}_{\text{PLH}},  \text{t}_{\text{PHL}} = (0.08  \text{ns/pF})  \text{C}_{\text{L}} + 4.0  \text{ns} \\ &\text{t}_{\text{PLH}},  \text{t}_{\text{PHL}} = (0.06  \text{ns/pF})  \text{C}_{\text{L}} + 3.0  \text{ns} \end{aligned}$		5.0 10 15	25 8.0 6.0	65 20 15	ns
Inhibit to Output ( $R_L = 10 \text{ k}\Omega$ , $V_{EE} = V_{SS}$ ) Output "1" or "0" to High Impedance, or High Impedance to "1" or "0" Level	t <sub>PHZ</sub> , t <sub>PLZ</sub> , t <sub>PZH</sub> , t <sub>PZL</sub>				ns
MC14051B		5.0 10 15	350 170 140	700 340 280	
MC14052B		5.0 10 15	300 155 125	600 310 250	ns
MC14053B		5.0 10 15	275 140 110	550 280 220	ns
Control Input to Output (R <sub>L</sub> = 1 k $\Omega$ , V <sub>EE</sub> = V <sub>SS</sub> ) MC14051B	t <sub>PLH</sub> , t <sub>PHL</sub>	5.0 10 15	360 160 120	720 320 240	ns
MC14052B		5.0 10 15	325 130 90	650 260 180	ns
MC14053B		5.0 10 15	300 120 80	600 240 160	ns
Second Harmonic Distortion (R <sub>L</sub> = 10K $\Omega$ , f = 1 kHz) $V_{in}$ = 5 $V_{PP}$	-	10	0.07	-	%
Bandwidth (Figure 7) $ (R_L = 50~\Omega,~V_{in} = 1/2~(V_{DD} - V_{EE})~p-p,~C_L = 50pF \\ 20~Log~(V_{out}/V_{in}) = -~3~dB) $	BW	10	17	-	MHz
Off Channel Feedthrough Attenuation (Figure 7) $R_L = 1K\Omega, V_{in} = 1/2 (V_{DD} - V_{EE}) p-p$ $f_{in} = 4.5 \text{ MHz} - \text{MC}14051B}$ $f_{in} = 30 \text{ MHz} - \text{MC}14052B}$ $f_{in} = 55 \text{ MHz} - \text{MC}14053B}$	-	10	- 50	-	dB
Channel Separation (Figure 8) $ (R_L = 1 \text{ k}\Omega, \text{ V}_{in} = 1/2 \text{ (V}_{DD}  \text{V}_{EE}) \text{ pp}, \\ f_{in} = 3.0 \text{ MHz} $	-	10	<b>– 50</b>	-	dB
Crosstalk, Control Input to Common O/I (Figure 9) $ (R_1 = 1 \text{ k}\Omega, R_L = 10 \text{ k}\Omega \\ \text{Control } t_{TLH} = t_{THL} = 20 \text{ ns, Inhibit} = V_{SS}) $	-	10	75	-	mV

The formulas given are for the typical characteristics only at 25°C.
 Data labelled "Typ" is not lo be used for design purposes but In intended as an indication of the IC's potential performance.




Figure 1. Switch Circuit Schematic

#### **TRUTH TABLE**

Control Inputs									
	S	elec	t	ON Switches					
Inhibit	C*	В	Α	MC14051B	MC14052B		MC14053B		3B
0	0	0	0	X0	Y0	X0	Z0	Y0	X0
0	0	0	1	X1	Y1	X1	Z0	Y0	X1
0	0	1	0	X2	Y2	X2	Z0	Y1	X0
0	0	1	1	Х3	Y3	Х3	Z0	Y1	X1
0	1	0	0	X4			Z1	Y0	X0
0	1	0	1	X5			Z1	Y0	X1
0	1	1	0	X6			Z1	Y1	X0
0	1	1	1	X7			Z1	Y1	X1
1	Х	х	Х	None	No	ne		None	

\*Not applicable for MC14052

x = Don't Care




Figure 2. MC14051B Functional Diagram




Figure 3. MC14052B Functional Diagram




Figure 4. MC14053B Functional Diagram

#### **TEST CIRCUITS**




Figure 5.  $\Delta V$  Across Switch




Figure 6. Propagation Delay Times, Control and Inhibit to Output

A, B, and C inputs used to turn ON or OFF the switch under test.




Figure 7. Bandwidth and Off-Channel Feedthrough Attenuation




Figure 8. Channel Separation (Adjacent Channels Used For Setup)




Figure 9. Crosstalk, Control Input to Common O/I

NOTE: See also Figures 7 and 8 in the MC14016B data sheet.




Figure 10. Off Channel Leakage





Figure 11. Channel Resistance (R<sub>ON</sub>) Test Circuit

### TYPICAL RESISTANCE CHARACTERISTICS







Figure 12.  $V_{DD} = 7.5 \text{ V}, V_{EE} = -7.5 \text{ V}$ 



350  $T_{\Delta} = 25^{\circ}C$ 300 R<sub>ON</sub>, "ON" RESISTANCE (OHMS) 250  $V_{DD} = 2.5 \text{ V}$ 200 150 5.0 V 100 7.5 V 50

-8.0 -6.0

- 10

- 4.0 - 2.0

Figure 14.  $V_{DD}$  = 2.5 V,  $V_{EE}$  = - 2.5 V

Vin, INPUT VOLTAGE (VOLTS) Figure 15. Comparison at 25°C,  $V_{DD} = -V_{EE}$ 

0

4.0

0.2

8.0

6.0

#### **APPLICATIONS INFORMATION**

Figure A illustrates use of the on-chip level converter detailed in Figures 2, 3, and 4. The 0-to-5 V Digital Control signal is used to directly control a 9  $V_{p-p}$  analog signal.

The digital control logic levels are determined by  $V_{DD}$  and  $V_{SS}$ . The  $V_{DD}$  voltage is the logic high voltage; the  $V_{SS}$  voltage is logic low. For the example,  $V_{DD}$  = + 5 V = logic high at the control inputs;  $V_{SS}$  = GND = 0 V = logic low.

The maximum analog signal level is determined by  $V_{DD}$  and  $V_{EE}$ . The  $V_{DD}$  voltage determines the maximum recommended peak above  $V_{SS}$ . The  $V_{EE}$  voltage determines the maximum swing below  $V_{SS}$ . For the example,  $V_{DD} - V_{SS} = 5$  V maximum swing above  $V_{SS}$ ;  $V_{SS} - V_{EE} = 5$  V maximum swing below  $V_{SS}$ . The example shows a  $\pm$  4.5 V signal which allows a 1/2 volt margin at each

peak. If voltage transients above  $V_{DD}$  and/or below  $V_{EE}$  are anticipated on the analog channels, external diodes (Dx) are recommended as shown in Figure B. These diodes should be small signal types able to absorb the maximum anticipated current surges during clipping.

The *absolute* maximum potential difference between  $V_{DD}$  and  $V_{EE}$  is 18.0 V. Most parameters are specified up to 15 V which is the *recommended* maximum difference between  $V_{DD}$  and  $V_{EE}$ .

Balanced supplies are not required. However,  $V_{SS}$  must be greater than or equal to  $V_{EE}$ . For example,  $V_{DD}$  = + 10 V,  $V_{SS}$  = + 5 V, and  $V_{EE}$  – 3 V is acceptable. See the Table below




Figure A. Application Example




Figure B. External Germanium or Schottky Clipping Diodes

# POSSIBLE SUPPLY CONNECTIONS

V <sub>DD</sub> In Volts	V <sub>SS</sub> In Volts	V <sub>EE</sub> In Volts	Control Inputs Logic High/Logic Low In Volts	Maximum Analog Signal Range In Volts
+ 8	0	- 8	+ 8/0	+ 8 to - 8 = 16 V <sub>p-p</sub>
+ 5	0	- 12	+ 5/0	+ 5 to - 12 = 17 V <sub>p-p</sub>
+ 5	0	0	+ 5/0	+ 5 to 0 = 5 V <sub>p-p</sub>
+ 5	0	-5	+ 5/0	+ 5 to - 5 = 10 V <sub>p-p</sub>
+ 10	+ 5	- 5	+ 10/ + 5	+ 10 to – 5 = 15 V <sub>p–p</sub>

# **ORDERING INFORMATION**


Device	Package	Shipping <sup>†</sup>		
MC14051BCPG	PDIP-16	500 Units / Rail		
NLV14051BCPG*	(Pb-Free)	500 Units / Rail		
MC14051BDG		48 Units / Rail		
NLV14051BDG*	SOIC-16	48 Units / Rail		
MC14051BDR2G	(Pb-Free)	2500 / Tape & Reel		
NLV14051BDR2G*		2500 / Tape & Reel		
MC14051BDTR2G	TSSOP-16	2500 / Tape & Reel		
NLV14051BDTR2G*	(Pb-Free)	2500 / Tape & Reel		
MC14052BCPG	DDID 40	500 Units / Rail		
NLV14052BCPG*	PDIP-16 (Pb-Free)	500 Units / Rail		
MC14052BDG		48 Units / Rail		
NLV14052BDG*	SOIC-16	48 Units / Rail		
MC14052BDR2G	(Pb-Free)	2500 / Tape & Reel		
NLV14052BDR2G*		2500 / Tape & Reel		
MC14052BDTR2G	TSSOP-16	2500 / Tape & Reel		
NLV14052BDTR2G*	(Pb-Free)	2500 / Tape & Reel		
MC14053BCPG	PDIP-16	500 Units / Rail		
NLV14053BCPG*	(Pb-Free)	500 Units / Rail		
MC14053BDG		48 Units / Rail		
NLV14053BDG*	SOIC-16	48 Units / Rail		
MC14053BDR2G	(Pb-Free)	2500 / Tape & Reel		
NLV14053BDR2G*		2500 / Tape & Reel		
MC14053BDTR2G	TSSOP-16	2500 / Tape & Reel		
NLV14053BDTR2G*	(Pb-Free)	2500 / Tape & Reel		

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

<sup>\*</sup>NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable.

# **PACKAGE DIMENSIONS**

PDIP-16 **P SUFFIX** CASE 648-08 **ISSUE T** 




- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: INCH.
  3. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
  4. DIMENSION B DOES NOT INCLUDE MOLD FLASH.
  5. ROUNDED CORNERS OPTIONAL.

	INC	HES	MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.740	0.770	18.80	19.55
В	0.250	0.270	6.35	6.85
С	0.145	0.175	3.69	4.44
D	0.015	0.021	0.39	0.53
F	0.040	0.70	1.02	1.77
G	0.100	BSC	2.54	BSC
Н	0.050	BSC	1.27	BSC
J	0.008	0.015	0.21	0.38
K	0.110	0.130	2.80	3.30
L	0.295	0.305	7.50	7.74
М	0°	10 °	0 °	10 °
S	0.020	0.040	0.51	1.01

#### PACKAGE DIMENSIONS

### SOIC-16 **D SUFFIX** CASE 751B-05 ISSUE K



#### NOTES:

- NOTES:


  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

  2. CONTROLLING DIMENSION: MILLIMETER.

  3. DIMENSIONS A AND B DO NOT INCLUDE MOLD
- DIMENSIONS A AND B DO NOT INCLUDE MICELE PROTRUSION.
  MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
  DIMENSION D DOES NOT INCLUDE DAMBAR
  PROTRUSION. ALLOWABLE DAMBAR PROTRUSION
  SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D
  DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIN	IETERS	INC	HES	
DIM	MIN	MAX	MIN	MAX	
Α	9.80	10.00	0.386	0.393	
В	3.80	4.00	0.150	0.157	
С	1.35	1.75	0.054	0.068	
D	0.35	0.49	0.014	0.019	
F	0.40	1.25	0.016	0.049	
G	1.27	BSC	0.050 BSC		
J	0.19	0.25	0.008	0.009	
K	0.10	0.25	0.004	0.009	
M	0°	7°	0°	7°	
P	5.80	6.20	0.229	0.244	
R	0.25	0.50	0.010	0.019	


# **SOLDERING FOOTPRINT\***



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### PACKAGE DIMENSIONS





ON Semiconductor and the registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized sue, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunit

1.26

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050 ON Semiconductor Website: www.onsemi.com

DIMENSIONS: MILLIMETERS

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative