Octal dual supply translating transceiver; 3-stateRev. 1 — 20 October 2014Prod

Product data sheet

1. General description

The 74LVC4245A-Q100 is an octal dual supply translating transceiver featuring non-inverting 3-state bus compatible outputs in both send and receive directions. It is designed to interface between a 3 V and 5 V bus in a mixed 3 V and 5 V supply environment.

The device features an output enable input (pin OE) for easy cascading and a send/receive input (pin DIR) for direction control. Pin OE controls the outputs so that the buses are effectively isolated.

In suspend mode, when $V_{CC(A)}$ is zero, there is no current flow from one supply to the other supply. The A-outputs must be set 3-state and the voltage on the A-bus must be smaller than V_{diode} (typical 0.7 V).

 $V_{CC(A)} \ge V_{CC(B)}$, except in suspend mode.

This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications.

2. Features and benefits

- Automotive product qualification in accordance with AEC-Q100 (Grade 1)
- Specified from –40 °C to +85 °C and from –40 °C to +125 °C
- 5 V tolerant inputs/outputs, for interfacing with 5 V logic
- Wide supply voltage range:
 - ◆ 3 V bus (V_{CC(B)}): 1.5 V to 3.6 V
 - 5 V bus (V_{CC(A)}): 1.5 V to 5.5 V
- CMOS low-power consumption
- Direct interface with TTL levels
- Inputs accept voltages up to 5.5 V
- High-impedance when V_{CC(A)} = 0 V
- Complies with JEDEC standard no. JESD8B/JESD36
- ESD protection:
 - MIL-STD-883, method 3015 exceeds 2000 V
 - HBM JESD22-A114F exceeds 2000 V
 - MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 Ω)
- Multiple package options




Octal dual supply translating transceiver; 3-state

3. Ordering information


Table 1. Ordering information										
Type number	Package									
	Temperature range	Name	Description	Version						
74LVC4245AD-Q100	–40 °C to +125 °C	SO24	plastic small outline package; 24 leads; body width 7.5 mm	SOT137-1						
74LVC4245APW-Q100	–40 °C to +125 °C	TSSOP24	plastic thin shrink small outline package; 24 leads; body width 4.4 mm	SOT355-1						
74LVC4245ABQ-Q100	–40 °C to +125 °C	DHVQFN24	plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 24 terminals; body $3.5 \times 5.5 \times 0.85$ mm	SOT815-1						

4. Functional diagram



Octal dual supply translating transceiver; 3-state

5. Pinning information



5.1 Pinning

5.2 Pin description

Table 2. Pin description		
Symbol	Pin	Description
V _{CC(A)}	1	supply voltage (5 V bus)
V _{CC(B)}	23, 24	supply voltage (3 V bus)
GND	11, 12, 13	ground (0 V)
DIR	2	direction control
A[0:7]	3, 4, 5, 6, 7, 8, 9, 10	data input or output
B[0:7]	21, 20, 19, 18, 17, 16, 15, 14	data input or output
ŌE	22	output enable input (active LOW)

Octal dual supply translating transceiver; 3-state

6. Functional description

Table 3.	Functional table ^[1]	1				
Input			Input/output			
OE		DIR	An	Bn		
L		L	A = B	input		
L		Н	input	B = A		
Н		Х	Z	Z		

[1] H = HIGH voltage level; L = LOW voltage level; X = don't care; Z = high-impedance OFF-state.

7. Limiting values

Table 4.Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		Min	Max	Unit
V _{CC(A)}	supply voltage A			-0.5	+6.5	V
V _{CC(B)}	supply voltage B			-0.5	+4.6	V
I _{IK}	input clamping current	V ₁ < 0 V		-50	-	mA
VI	input voltage		[1]	-0.5	+6.5	V
I _{OK}	output clamping current	$V_{\rm O}$ > $V_{\rm CCO}$ or $V_{\rm O}$ < 0 V	[3]	-	±50	mA
Vo	output voltage	output HIGH or LOW state	[1]	-0.5	V _{CC} + 0.5	V
		output 3-state	[1]	-0.5	+6.5	V
lo	output current	$V_{O} = 0 V$ to V_{CCO}	[3]	-	±50	mA
I _{CC}	supply current			-	100	mA
I _{GND}	ground current			-100	-	mA
T _{stg}	storage temperature			-65	+150	°C
P _{tot}	total power dissipation	$T_{amb} = -40 \text{ °C to } +125 \text{ °C}$	[2]	-	500	mW

[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

[3] V_{CCO} is the supply voltage associated with the output.

8. Recommended operating conditions

Table 5. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
V _{CC(A)}	$\label{eq:VCC(A)} \begin{array}{l} \text{supply voltage A} \\ \text{supply voltage A}$		1.5	-	5.5	V	
V _{CC(B)}	supply voltage B	$V_{CC(A)} \ge V_{CC(B)};$ see <u>Figure 5</u> for low-voltage applications	1.5	-	3.6	V	
VI	input voltage	for control inputs	0	-	5.5	V	

Octal dual supply translating transceiver; 3-state

		a		_		
Symbol Parameter		Conditions	Min	Тур	Max	Unit
Vo	output voltage	output HIGH or LOW state	0	-	V _{CC}	V
		output 3-state	0	-	5.5	V
T _{amb}	ambient temperature		-40	-	+125	°C
Δt/ΔV	input transition rise and fall rate	$V_{CC(B)} = 2.7 \text{ V to } 3.0 \text{ V}$	-	-	20	ns/V
		$V_{CC(B)} = 3.0 \text{ V to } 3.6 \text{ V}$	-	-	10	ns/V
		$V_{CC(A)} = 3.0 \text{ V to } 4.5 \text{ V}$	-	-	20	ns/V
		$V_{CC(A)} = 4.5 \text{ V to } 5.5 \text{ V}$	-	-	10	ns/V

Table 5. Recommended operating conditions ...continued

9. Static characteristics

Table 6.Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Typ[1]	Max	Unit
T _{amb} = -4	0 °C to +85 °C		- I.			
V _{IH}	HIGH-level input voltage	V _{CC(B)} = 2.7 V to 3.6 V	2.0	-	-	V
		V _{CC(A)} = 4.5 V to 5.5 V	2.0	-	-	V
V _{IL}	LOW-level input voltage	V _{CC(B)} = 2.7 V to 3.6 V	-	-	0.8	V
		V _{CC(A)} = 4.5 V to 5.5 V	-	-	0.8	V
V _{ОН}	HIGH-level output voltage	$V_{I} = V_{IH} \text{ or } V_{IL}$				
		$V_{CC(B)}$ = 2.7 V to 3.6 V; I_O = –100 μA	V _{CC(B}) - 0.2	V _{CC(B})	-	V
		$V_{CC(B)} = 2.7 \text{ V}; I_0 = -12 \text{ mA}$	V _{CC(B}) - 0.5	-	-	V
		$V_{CC(B)} = 3.0 \text{ V}; \text{ I}_{O} = -24 \text{ mA}$	V _{CC(B}) - 0.8	-	-	V
		$V_{CC(A)}$ = 4.5 V to 5.5 V; I_O = –100 μA	V _{CC(A}) - 0.2	V _{CC(A})	-	V
		$V_{CC(A)} = 4.5 \text{ V}; \text{ I}_{O} = -12 \text{ mA}$	$V_{CC(A}) - 0.5$	-	-	V
		$V_{CC(A)} = 4.5 \text{ V}; \text{ I}_{O} = -24 \text{ mA}$	V _{CC(A}) - 0.8	-	-	V
V _{OL}	LOW-level output voltage	$V_{I} = V_{IH} \text{ or } V_{IL}$				
		$V_{CC(B)}$ = 2.7 V to 3.6 V; I_O = 100 μA	-	-	0.20	V
		V _{CC(B)} = 2.7 V; I _O = 12 mA	-	-	0.40	V
		V _{CC(B)} = 3.0 V; I _O = 24 mA	-	-	0.55	V
		$V_{CC(A)}$ = 4.5 V to 5.5 V; I _O = 100 μ A	-	-	0.20	V
		V _{CC(A)} = 4.5 V; I _O = 12 mA	-	-	0.40	V
		V _{CC(A)} = 4.5 V; I _O = 24 mA	-	-	0.55	V
I	input leakage current	V _I = 5.5 V or GND	-	±0.1	±5	μΑ
l _{oz}	OFF-state output current	$V_{I} = V_{IH} \text{ or } V_{IL}$	1			
		$V_{CC(B)} = 3.6 \text{ V}; V_O = V_{CC(B)} \text{ or GND}$	-	±0.1	±5	μA
		$V_{CC(A)} = 5.5 \text{ V}; V_O = V_{CC(A)} \text{ or GND}$	-	±0.1	±5	μA
I _{CC}	supply current	I _O = 0 A				
		$V_{CC(B)}$ = 3.6 V; other inputs at $V_{CC(B)}$ or GND	-	0.1	10	μA
		$V_{CC(A)} = 5.5 V;$ other inputs at $V_{CC(A)}$ or GND	-	0.1	10	μA

Octal dual supply translating transceiver; 3-state

Table 6. Static characteristics ...continued At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Typ <mark>[1]</mark>	Max	Unit
∆l _{CC}	additional supply current	per control pin; $I_0 = 0 A$ [3]				
		$\label{eq:VCC(B)} \begin{array}{l} V_{CC(B)} = 2.7 \ V \ to \ 3.6 \ V; \\ V_{I} = V_{CC(B)} - 0.6 \ V; \\ \text{other inputs at } V_{CC(B)} \ \text{or GND} \end{array}$	-	5	500	μA
		$\label{eq:VCC(A)} \begin{array}{l} V_{CC(A)} = 4.5 \text{ V to } 5.5 \text{ V}; \\ V_{I} = V_{CC(A)} - 0.6 \text{ V}; \\ \text{other inputs at } V_{CC(A)} \text{ or } GND \end{array}$	-	5	500	μA
CI	input capacitance		-	4.0	-	pF
C _{I/O}	input/output capacitance	An and Bn	-	5.0	-	pF
T _{amb} = -4	0 °C to +125 °C	•	•			-
V _{IH}	HIGH-level input voltage	V _{CC(B)} = 2.7 V to 3.6 V	2.0	-	-	V
		$V_{CC(A)} = 4.5 \text{ V to } 5.5 \text{ V}$	2.0	-	-	V
V _{IL}	LOW-level input voltage	V _{CC(B)} = 2.7 V to 3.6 V	-	-	0.8	V
		$V_{CC(A)} = 4.5 \text{ V to } 5.5 \text{ V}$	-	-	0.8	V
V _{он}	HIGH-level output voltage	$V_{I} = V_{IH} \text{ or } V_{IL}$				
		$V_{CC(B)} = 2.7 \text{ V to } 3.6 \text{ V; } I_0 = -100 \mu\text{A}$	$V_{CC(B)} - 0.3$	-	-	V
		$V_{CC(B)} = 2.7 \text{ V}; I_0 = -12 \text{ mA}$	V _{CC(B)} - 0.65	-	-	V
		$V_{CC(B)} = 3.0 \text{ V}; I_0 = -24 \text{ mA}$	V _{CC(B)} - 1.0	-	-	V
		$V_{CC(A)} = 4.5 \text{ V to } 5.5 \text{ V}; I_0 = -100 \mu\text{A}$	$V_{CC(A)} - 0.3$	-	-	V
		$V_{CC(A)} = 4.5 \text{ V}; I_0 = -12 \text{ mA}$	V _{CC(A)} - 0.65	-	-	V
		$V_{CC(A)} = 4.5 \text{ V}; \text{ I}_{O} = -24 \text{ mA}$	V _{CC(A)} - 1.0	-	-	V
V _{OL}	LOW-level output voltage	$V_{I} = V_{IH} \text{ or } V_{IL}$				
		$V_{CC(B)}$ = 2.7 V to 3.6 V; I _O = 100 µA	-	-	0.30	V
		V _{CC(B)} = 2.7 V; I _O = 12 mA	-	-	0.60	V
		$V_{CC(B)} = 3.0 \text{ V}; I_0 = 24 \text{ mA}$	-	-	0.80	V
		$V_{CC(A)}$ = 4.5 V to 5.5 V; I_O = 100 μA	-	-	0.30	V
		V _{CC(A)} = 4.5 V; I _O = 12 mA	-	-	0.60	V
		$V_{CC(A)} = 4.5 \text{ V}; I_0 = 24 \text{ mA}$	-	-	0.80	V
l _l	input leakage current	V _I = 5.5 V or GND	-	-	±20	μΑ
loz	OFF-state output current	$V_{I} = V_{IH} \text{ or } V_{IL}$ [2]				
		$V_{CC(B)}$ = 3.6 V; V_O = $V_{CC(B)}$ or GND	-	-	±20	μA
		$V_{CC(A)} = 5.5 \text{ V}; V_O = V_{CC(A)} \text{ or GND}$	-	-	±20	μA
lcc	supply current	I _O = 0 A				
		$V_{CC(B)}$ = 3.6 V; other inputs at $V_{CC(B)}$ or GND	-	-	40	μA
		$V_{CC(A)} = 5.5 V;$ other inputs at $V_{CC(A)}$ or GND	-	-	40	μΑ

Octal dual supply translating transceiver; 3-state

Symbol	Parameter	Conditions	Min	Typ <mark>[1]</mark>	Мах	Unit
ΔI_{CC}	additional supply current	per control pin; $I_0 = 0 A$ [3]				
		$\label{eq:VCC(B)} \begin{array}{l} V_{CC(B)} = 2.7 \ \text{V to } 3.6 \ \text{V}; \\ V_{I} = V_{CC(B)} - 0.6 \ \text{V}; \\ \text{other inputs at } V_{CC(B)} \ \text{or GND} \end{array}$	-	-	5000	μA
		$\label{eq:V_CC(A)} \begin{array}{l} V_{CC(A)} = 4.5 \text{ V to } 5.5 \text{ V}; \\ V_{I} = V_{CC(A)} - 0.6 \text{ V}; \\ \text{other inputs at } V_{CC(A)} \text{ or } GND \end{array}$	-	-	5000	μA

Table 6. Static characteristics ... continued

~ . . .

[1] All typical values are measured at $V_{CC(A)} = 5.0 \text{ V}$, $V_{CC(B)} = 3.3 \text{ V}$ and $T_{amb} = 25 \text{ °C}$.

[2] For transceivers, the parameter I_{OZ} includes the input leakage current.

[3] $V_{CC(B)} = 2.7$ V to 3.6 V: other inputs at $V_{CC(B)}$ or GND.

 $V_{CC(A)}$ = 4.5 V to 5.5 V: other inputs at $V_{CC(A)}$ or GND.

10. Dynamic characteristics

Table 7. **Dynamic characteristics**

Voltages are referenced to GND (ground = 0 V). $V_{CC(A)} = 4.5$ V to 5.5 V; $t_r = t_f \le 2.5$ ns. For test circuit, see <u>Figure 8</u>.

Symbol	Parameter	Conditions	V _{CC(B})	-40	°C to +8	5 °C	-40 °C to	o +125 °C	Unit
				Min	Typ[1]	Max	Min	Max	
t _{PHL}	HIGH to LOW	An to Bn;	2.7 V	1.0	3.6	6.3	1.0	8.0	ns
	propagation	see Figure 6	3.0 V to 3.6 V	1.0	3.3	6.3	1.0	8.0	ns
	delay	Bn to An;	2.7 V	1.0	3.4	6.1	1.0	8.0	ns
		see Figure 6	3.0 V to 3.6 V	1.0	3.4	6.1	1.0	8.0	ns
t _{PLH}	LOW to HIGH	An to Bn;	2.7 V	1.0	3.3	6.7	1.0	8.5	ns
	propagation	see Figure 6	3.0 V to 3.6 V	1.0	2.8	6.5	1.0	8.5	ns
	delay	Bn to An;	2.7 V	1.0	3.0	5.0	1.0	6.5	ns
		see <u>Figure 6</u>	3.0 V to 3.6 V	1.0	3.0	5.0	1.0	6.5	ns
t _{PZL}	OFF-state to	OE to An;	2.7 V	1.0	4.5	9.0	1.0	11.5	ns
	LOW	see Figure 7	3.0 V to 3.6 V	1.0	4.5	9.0	1.0	11.5	ns
	propagation delay	OE to Bn; see <u>Figure 7</u>	2.7 V	1.0	4.4	8.7	1.0	11.0	ns
			3.0 V to 3.6 V	1.0	3.8	8.1	1.0	10.5	ns
t _{PZH}	OFF-state to	OE to An;	2.7 V	1.0	4.5	8.1	1.0	10.5	ns
	HIGH	see Figure 7	3.0 V to 3.6 V	1.0	4.5	8.1	1.0	10.5	ns
	propagation delay	OE to Bn;	2.7 V	1.0	4.3	8.7	1.0	11.0	ns
	y	see Figure 7	3.0 V to 3.6 V	1.0	3.2	8.1	1.0	10.5	ns
t _{PLZ}	LOW to	OE to An;	2.7 V	1.0	2.9	7.0	1.0	9.0	ns
	OFF-state	see Figure 7	3.0 V to 3.6 V	1.0	2.9	7.0	1.0	9.0	ns
	propagation delay	OE to Bn;	2.7 V	1.0	3.9	7.7	1.0	10.0	ns
	y	see Figure 7	3.0 V to 3.6 V	1.0	3.5	7.7	1.0	10.0	ns
t _{PHZ}	HIGH to	OE to An;	2.7 V	1.0	2.8	5.8	1.0	7.5	ns
	OFF-state	see Figure 7	3.0 V to 3.6 V	1.0	2.8	5.8	1.0	7.5	ns
	propagation delay	OE to Bn;	2.7 V	1.0	3.3	7.8	1.0	10.0	ns
	ueidy	see Figure 7	3.0 V to 3.6 V	1.0	2.9	7.8	1.0	10.0	ns

Octal dual supply translating transceiver; 3-state

Symbol	Parameter	Conditions	V _{CC(B})	–40 °C to +85 °C			–40 °C to	o +125 ℃	Unit
				Min	Typ[1]	Max	Min	Max	
t _{sk(o)}	output skew time		[2]	-	-	1.0	-	1.5	ns
C _{PD}	power dissipation capacitance	5 V bus: Bn to An; V _I = GND to V _{CC(A}); V _{CC(A}) = 5.0 V	[3]						
		outputs enabled	-	-	17	-	-	-	pF
		outputs disabled	-	-	5	-	-	-	pF
		$\begin{array}{l} 3 \text{ V bus: An to Bn;} \\ V_{I} = \text{GND to V}_{\text{CC(B)}}; \\ \text{V}_{\text{CC(B)}} = 3.3 \text{ V} \end{array}$	[3]						
		outputs enabled	-	-	17	-	-	-	pF
		outputs disabled	-	-	5	-	-	-	pF

Table 7. Dynamic characteristics ...continued

Voltages are referenced to GND (ground = 0 V). $V_{CC(A)} = 4.5$ V to 5.5 V; $t_r = t_f \le 2.5$ ns. For test circuit, see Figure 8.

[1] Typical values are measured at $T_{amb} = 25 \text{ °C}$, $V_{CC(A)} = 5.0 \text{ V}$, and $V_{CC(B)} = 2.7 \text{ V}$ and 3.3 V respectively.

[2] Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.

[3] C_{PD} is used to determine the dynamic power dissipation (P_D in μ W).

 $P_{D} = C_{PD} \times V_{CC}^{2} \times f_{i} \times N + \Sigma (C_{L} \times V_{CC}^{2} \times f_{o}) \text{ where:}$

 f_i = input frequency in MHz; f_o = output frequency in MHz


 C_L = output load capacitance in pF

 V_{CC} = supply voltage in Volts

N = number of inputs switching

 $\Sigma(C_L \times V_{CC}^2 \times f_o)$ = sum of the outputs

11. AC waveforms





All information provided in this document is subject to legal disclaimers.

NXP Semiconductors


74LVC4245A-Q100

Octal dual supply translating transceiver; 3-state





Octal dual supply translating transceiver; 3-state



Supply voltage	Input	Load		V _{EXT}			
V _{CC(A)}	V _{CC(B)}	V _I [1]	CL	RL	t _{PLH} , t _{PHL}	t _{PZH} , t _{PHZ}	t _{PZL} , t _{PLZ} ^[2]
< 2.7 V	< 2.7 V	V _{CCI}	50 pF	500 Ω	open	GND	$2 \times V_{CCO}$
-	2.7 V to 3.6 V	2.7 V	50 pF	500 Ω	open	GND	$2 \times V_{CCO}$
4.5 V to 5.5 V	-	3.0 V	50 pF	500 Ω	open	GND	$2 \times V_{CCO}$

[1] V_{CCI} is the supply voltage associated with the data input port.

[2] V_{CCO} is the supply voltage associated with the output port.

NXP Semiconductors

74LVC4245A-Q100

Octal dual supply translating transceiver; 3-state

12. Package outline




Fig 9. Package outline SOT137-1 (SO24)

All information provided in this document is subject to legal disclaimers.

74LVC4245A_Q100

© NXP Semiconductors N.V. 2014. All rights reserved.

Octal dual supply translating transceiver; 3-state





Fig 10. Package outline SOT355-1 (TSSOP24)

All information provided in this document is subject to legal disclaimers.

74LVC4245A_Q100

SOT815-1

Octal dual supply translating transceiver; 3-state



DHVQFN24: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 24 terminals; body 3.5 x 5.5 x 0.85 mm

Fig 11. Package outline SOT815-1 (DHVQFN24)

All information provided in this document is subject to legal disclaimers.

74LVC4245A_Q100

Octal dual supply translating transceiver; 3-state

13. Abbreviations

Table 9. Abbreviations		
Acronym	Description	
DUT	Device Under Test	
ESD	ElectroStatic Discharge	
HBM	Human Body Model	
MIL	Military	
MM	Machine Model	
TTL	Transistor-Transistor Logic	

14. Revision history

Table 10. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
74LVC4245A_Q100 v.1	20141020	Product data sheet	-	-

Octal dual supply translating transceiver; 3-state

15. Legal information

15.1 Data sheet status

Document status[1][2]	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

15.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

15.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use in automotive applications - This NXP

Semiconductors product has been qualified for use in automotive applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product sole and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

Octal dual supply translating transceiver; 3-state

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

16. Contact information

For more information, please visit: <u>http://www.nxp.com</u>

For sales office addresses, please send an email to: salesaddresses@nxp.com

NXP Semiconductors

74LVC4245A-Q100

Octal dual supply translating transceiver; 3-state

17. Contents

1	General description 1
2	Features and benefits 1
3	Ordering information 2
4	Functional diagram 2
5	Pinning information 3
5.1	Pinning 3
5.2	Pin description 3
6	Functional description 4
7	Limiting values 4
8	Recommended operating conditions 4
9	Static characteristics 5
10	Dynamic characteristics 7
11	AC waveforms 8
12	Package outline 11
13	Abbreviations 14
14	Revision history 14
15	Legal information 15
15.1	Data sheet status 15
15.2	Definitions 15
15.3	Disclaimers
15.4	Trademarks
16	Contact information 16
17	Contents 17

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP Semiconductors N.V. 2014.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 20 October 2014 Document identifier: 74LVC4245A_Q100