

SLUS334E - AUGUST 1995 - REVISED SEPTEMBER 2010


# **HIGH-SPEED PWM CONTROLLER**

### **FEATURES**

- Improved Versions of the UC3823/UC3825 PWMs
- Compatible with Voltage-Mode or Current-Mode Control Methods
- Practical Operation at Switching Frequencies to 1 MHz
- 50-ns Propagation Delay to Output
- High-Current Dual Totem Pole Outputs (2-A Peak)
- Trimmed Oscillator Discharge Current
- Low 100-μA Startup Current
- Pulse-by-Pulse Current Limiting Comparator
- Latched Overcurrent Comparator With Full Cycle Restart

### DESCRIPTION

The UC3823A and UC3823B and the UC3825A and UC3825B family of PWM controllers are improved versions of the standard UC3823 and UC3825 family. Performance enhancements have been made to several of the circuit blocks. Error amplifier gain bandwidth product is 12 MHz, while input offset voltage is 2 mV. Current limit threshold is assured to a tolerance of 5%. Oscillator discharge current is specified at 10 mA for accurate dead time control. Frequency accuracy is improved to 6%. Startup supply current, typically 100  $\mu$ A, is ideal for off-line applications. The output drivers are redesigned to actively sink current during UVLO at no expense to the startup current specification. In addition each output is capable of 2-A peak currents during transitions.



\* On the UC1823A version, toggles Q and  $\overline{Q}$  are always low.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Æ



SLUS334E - AUGUST 1995 - REVISED SEPTEMBER 2010



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

# **DESCRIPTION (CONTINUED)**

Functional improvements have also been implemented in this family. The UC3825 shutdown comparator is now a high-speed overcurrent comparator with a threshold of 1.2 V. The overcurrent comparator sets a latch that ensures full discharge of the soft-start capacitor before allowing a restart. While the fault latch is set, the outputs are in the low state. In the event of continuous faults, the soft-start capacitor is fully charged before discharge to insure that the fault frequency does not exceed the designed soft start period. The UC3825 CLOCK pin has become CLK/LEB. This pin combines the functions of clock output and leading edge blanking adjustment and has been buffered for easier interfacing.

The UC3825A and UC3825B have dual alternating outputs and the same pin configuration of the UC3825. The UC3823A and UC3823B outputs operate in phase with duty cycles from zero to less than 100%. The pin configuration of the UC3823A and UC3823B is the same as the UC3823 except pin 11 is now an output pin instead of the reference pin to the current limit comparator. "A" version parts have UVLO thresholds identical to the original UC3823 and UC3825. The "B" versions have UVLO thresholds of 16 V and 10 V, intended for ease of use in off-line applications.

Consult the application note, *The UC3823A,B and UC3825A,B Enhanced Generation of PWM Controllers*, (SLUA125) for detailed technical and applications information.


#### **ORDERING INFORMATION**


		UVLO						
τ.	MAXIMUM DUTY CYCLE	9.2 V / 8.4 V			16 V / 10 V			
T <sub>A</sub>		SOIC-16 <sup>(1)</sup> (DW)	PDIP-16 (N)	PLCC-20 <sup>(1)</sup> (Q)	SOIC-16 (DW)	PDIP-16 (N)	PLCC-20 <sup>(1)</sup> (Q)	
−40°C to 85°C	< 100%	UC2823ADW	UC2823AN	UC2823AQ	UC2823BDW	UC2823BN	-	
-40°C 10 85°C	< 50%	UC2825ADW	UC2825AN	UC2825AQ	UC2825BDW	UC2825BN	-	
000 1- 7000	< 100%	UC3823ADW	UC3823AN	UC3823AQ	UC3823BDW	UC3823BN	-	
-0°C to 70°C	< 50%	UC3825ADW	UC3825AN	UC3825AQ	UC3825BDW	UC3825BN	UC3825BQ	

(1) The DW and Q packages are also available taped and reeled. Add TR suffix to the device type (i.e., UC2823ADWR). To order quantities of 1000 devices per reel for the Q package and 2000 devices per reel for the DW package.

		UVLO 9.2 V / 8.4 V			
т.	MAXIMUM DUTY CYCLE				
<b>'</b> A		CDIP-16	LCCC-20		
		(J)	(L)		
-55°C to 125°C	< 100%	UC1823AJ, UC1823AJ883B, UC1823AJQMLV	UC1823AL, UC1823AL883B		
-33 0 10 125 0	< 50%	UC1825AJ, UC1825AJ883B, UC1825AJQMLV	UC1825AL, UC1825AL883B, UC1825ALQMLV		

#### **PIN ASSIGNMENTS**





NC = no connection



SLUS334E - AUGUST 1995 - REVISED SEPTEMBER 2010

#### **TERMINAL FUNCTIONS**

TERMINAL						
	NO.		I/O	DESCRIPTION		
NAME	J or DW	Q or L	]			
CLK/LEB	4	5	0	Output of the internal oscillator		
СТ	6	8	I	Timing capacitor connection pin for oscillator frequency programming. The timing capacitor should be connected to the device ground using minimal trace length.		
EAOUT	3	4	0	Output of the error amplifier for compensation		
GND	10	13	-	Analog ground return pin		
ILIM	9	12	I	Input to the current limit comparator		
INV	1	2	I	Inverting input to the error amplifier		
NI	2	3	I	Non-inverting input to the error amplifier		
OUTA	11	14	0	High current totem pole output A of the on-chip drive stage.		
OUTB	14	18	0	High current totem pole output B of the on-chip drive stage.		
PGND	12	15	-	Ground return pin for the output driver stage		
RAMP	7	9	I	Non-inverting input to the PWM comparator with 1.25-V internal input offset. In voltage mode operation, this serves as the input voltage feed-forward function by using the CT ramp. In peak current mode operation, this serves as the slope compensation input.		
RT	5	7	I	Timing resistor connection pin for oscillator frequency programming		
SS	8	10	I	Soft-start input pin which also doubles as the maximum duty cycle clamp.		
VC	13	17	-	Power supply pin for the output stage. This pin should be bypassed with a $0.1-\mu F$ monolithic ceramic low ESL capacitor with minimal trace lengths.		
VCC	15	19	-	Power supply pin for the device. This pin should be bypassed with a $0.1$ - $\mu$ F monolithic ceramic low ESL capacitor with minimal trace lengths		
VREF	16	20	0	5.1-V reference. For stability, the reference should be bypassed with a 0.1- $\mu$ F monolithic ceramic low ESL capacitor and minimal trace length to the ground plane.		

#### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range unless otherwise noted<sup>(1)</sup>

			UNIT
V <sub>IN</sub>	Supply voltage,	VC, VCC	22 V
I <sub>O</sub>	Source or sink current, DC	OUTA, OUTB	0.5 A
I <sub>O</sub>	Source or sink current, pulse (0.5 $\mu$ s)	OUTA, OUTB	2.2 A
		INV, NI, RAMP	–0.3 V to 7 V
	Analog inputs	ILIM, SS	-0.3 V to 6 V
	Power ground	PGND	±0.2 V
	Outputs	OUTA, OUTB limits	PGND –0.3 V to V <sub>C</sub> +0.3 V
I <sub>CLK</sub>	Clock output current	CLK/LEB	–5 mA
I <sub>O(EA)</sub>	Error amplifier output current	EAOUT	5 mA
I <sub>SS</sub>	Soft-start sink current	SS	20 mA
losc	Oscillator charging current	RT	–5 mA
TJ	Operating virtual junction temperature ra	ange	–55°C to 150°C
T <sub>stg</sub>	Storage temperature		–65°C to 150°C
•	Lead temperature 1,6 mm (1/16 inch) fro	om case for 10 seconds	-55C°C to 150°C
t <sub>STG</sub>	Storage temperature		–65°C to 150°C
	Lead temperature 1,6 mm (1/16 inch) fro	om cases for 10 seconds	300°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

SLUS334E - AUGUST 1995 - REVISED SEPTEMBER 2010

#### **ELECTRICAL CHARACTERISTICS**

 $T_A = -55^{\circ}C \text{ to } 125^{\circ}C \text{ for the UC1823A/UC1825A}, T_A = -40^{\circ}C \text{ to } 85^{\circ}C \text{ for the UC2823x/UC2825x}, T_A = 0^{\circ}C \text{ to } 70^{\circ}C \text{ for the UC3823x/UC3825x}, R_T = 3.65 \text{ k}\Omega, C_T = 1 \text{ nF}, V_{CC} = 12 \text{ V}, T_A = T_J \text{ (unless otherwise noted)}$ 

Texas struments

www.ti.com

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
REFER	ENCE, V <sub>REF</sub>					
Vo	Ouput voltage range	$T_J = 25^{\circ}C$ , $I_O = 1 \text{ mA}$	5.05	5.1	5.15	V
	Line regulation	$12 \text{ V} \leq \text{ VCC } \leq 20 \text{ V}$		2	15	
	Load regulation	$1 \text{ mA} \le I_0 \le 10 \text{ mA}$		5	20	mV
	Total output variation	Line, load, temperature	5.03		5.17	V
	Temperature stability <sup>(1)</sup>	$T_{(min)} < T_A < T_{(max)}$		0.2	0.4	mV/°C
	Output noise voltage <sup>(1)</sup>	10 Hz < f < 10 kHz		50		$\mu V_{RMS}$
	Long term stability <sup>(1)</sup>	T <sub>J</sub> = 125°C, 1000 hours		5	25	mV
	Short circuit current	VREF = 0 V	30	60	90	mA
OSCILL	ATOR		•			
		$T_J = 25^{\circ}C$	375	400	425	kHz
fosc	Initial accuracy <sup>(1)</sup>	$R_T = 6.6 \text{ k}\Omega, C_T = 220 \text{ pF}, T_A = 25^{\circ}C$	0.9	1	1.1	MHz
	<b>T</b> · · · · · (1)	Line, temperature	350		450	kHz
	Total variation <sup>(1)</sup>	$R_{T} = 6.6 \text{ k}\Omega, C_{T} = 220 \text{ pF},$	0.85		1.15	MHz
	Voltage stability	12 V < VCC < 20 V			1%	
	Temperature stability <sup>(1)</sup>	$T_{(min)} < T_A < T_{(max)}$	+/-	5%		
	High-level output voltage, clock		3.7	4		
	Low-level output voltage, clock			0	0.2	
	Ramp peak		2.6	2.8	3	V
	Ramp valley		0.7	1	1.25	
	Ramp valley-to-peak		1.6	1.8	2	
losc	Oscillator discharge current	$R_T = OPEN, V_{CT} = 2 V$	9	10	11	mA
ERROR	AMPLIFIER		•			
	Input offset voltage			2	10	mV
	Input bias current			0.6	3	•
	Input offset current			0.1	1	μA
	Open loop gain	1 V < V <sub>O</sub> < 4 V	60	95		
CMRR	Common mode rejection ratio	1.5 V < V <sub>CM</sub> < 5.5 V	75	95		dB
PSRR	Power supply rejection ratio	12 V < V <sub>CC</sub> < 20 V	85	110		
I <sub>O(sink)</sub>	Output sink current	V <sub>EAOUT</sub> = 1 V	1	2.5		
I <sub>O(src)</sub>	Output source current	V <sub>EAOUT</sub> = 4 V		-1.3	-0.5	mA
	High-level output voltage	$I_{EAOUT} = -0.5 \text{ mA}$	4.5	4.7	5	
	Low-level output voltage	I <sub>EAOUT</sub> = -1 mA	0	0.5	1	V
	Gain bandwidth product	f = 200 kHz	6	12		Mhz
	Slew rate <sup>(1)</sup>		6	9		V/μs

<sup>(1)</sup> Ensured by design. Not production tested.



SLUS334E – AUGUST 1995 – REVISED SEPTEMBER 2010

#### **ELECTRICAL CHARACTERISTICS**

 $T_A = -55^{\circ}C \text{ to } 125^{\circ}C \text{ for the UC1823A/UC1825A}, T_A = -40^{\circ}C \text{ to } 85^{\circ}C \text{ for the UC2823x/UC2825x}, T_A = 0^{\circ}C \text{ to } 70^{\circ}C \text{ for the UC3823x/UC3825x}, R_T = 3.65 \text{ k}\Omega, C_T = 1 \text{ nF}, V_{CC} = 12 \text{ V}, T_A = T_J \text{ (unless otherwise noted)}$ 

PWM C	OMPARATOR					
I <sub>BIAS</sub>	Bias current, RAMP	V <sub>RAMP</sub> = 0 V		-1	-8	μA
	Minimum duty cycle				0%	
	Maximum duty cycle		85%			
t <sub>LEB</sub>	Leading edge blanking time	$R_{LEB} = 2 k\Omega$ , $C_{LEB} = 470 pF$	300	375	450	ns
R <sub>LEB</sub>	Leading edge blanking resistance	V <sub>CLK/LEB</sub> = 3 V	8.5	10.0	11.5	kΩ
V <sub>ZDC</sub>	Zero dc threshold voltage, EAOUT	V <sub>RAMP</sub> = 0 V	1.10	1.25	1.4	V
t <sub>DELAY</sub>	Delay-to-output time <sup>(1)</sup>	$V_{EAOUT} = 2.1 \text{ V}, V_{ILIM} = 0 \text{ V to } 2 \text{ V step}$		50	80	ns
CURRE	NT LIMIT / START SEQUENCE / FAULT					
I <sub>SS</sub>	Soft-start charge current	V <sub>SS</sub> = 2.5 V	8	14	20	μA
V <sub>SS</sub>	Full soft-start threshold voltage		4.3	5		V
IDSCH	Restart discharge current	V <sub>SS</sub> = 2.5 V	100	250	350	μA
I <sub>SS</sub>	Restart threshold voltage			0.3	0.5	V
I <sub>BIAS</sub>	ILIM bias current	V <sub>ILIM</sub> = 0 V to 2 V step			15	μA
I <sub>CL</sub>	Current limit threshold voltage		0.95	1	1.05	
	Overcurrent threshold voltage		1.14	1.2	1.26	V
t <sub>d</sub>	Delay-to-output time, ILIM <sup>(1)</sup>	V <sub>ILIM</sub> = 0 V to 2 V step		50	80	ns
OUTPU	т					
		I <sub>OUT</sub> = 20 mA		0.25	0.4	
	Low-level output saturation voltage	I <sub>OUT</sub> = 200 mA		1.2	2.2	.,
		I <sub>OUT</sub> = 20 mA		1.9	2.9	V
	High-level output saturation voltage	I <sub>OUT</sub> = 200 mA		2	3	
t <sub>r,</sub> t <sub>f</sub>	Rise/fall time <sup>(1)</sup>	C <sub>L</sub> = 1 nF		20	45	ns
UNDER	VOLTAGE LOCKOUT (UVLO)					
		UC2823B, UC2825B, UC3825B, UC3825B		16	17	
	Start threshold voltage	UC1823A, UC1825A, UC2823A, UC2825A UC3825A, UC3825A	8.4	9.2	9.6	
	Stop threshold voltage	UC2823B, UC2825B, UC3825B, UC3825B	9	10		V
	OVLO hysteresis	UC1823A, UC1825A, UC2823A, UC2825A UC3825A, UC3825A	0.4	0.8	1.2	
	-	UC2823B, UC2825B, UC3825B, UC3825B	5	6	7	
SUPPL	Y CURRENT					
I <sub>su</sub>	Startup current	$VC = VCC = V_{TH}(start) - 0.5 V$		100	300	μA
I <sub>CC</sub>	Input current			28	36	mA

<sup>(1)</sup> Ensured by design. Not production tested.




SLUS334E - AUGUST 1995 - REVISED SEPTEMBER 2010

#### **APPLICATION INFORMATION**

The oscillator of the UC3823A, UC3823B, UC3825A, and UC3825B is a saw tooth. The rising edge is governed by a current controlled by the RT pin and value of capacitance at the CT pin ( $C_{CT}$ ). The falling edge of the sawtooth sets dead time for the outputs. Selection of RT should be done first, based on desired maximum duty cycle. CT can then be chosen based on the desired frequency (RT) and  $D_{MAX}$ . The design equations are:


$$R_{T} = \frac{3 V}{(10 \text{ mA}) \times (1 - D_{MAX})} \qquad C_{T} = \frac{(1.6 \times D_{MAX})}{(R_{T} \times f)}$$
(1)

Recommended values for R<sub>T</sub> range from 1 k $\Omega$  to 100 k $\Omega$ . Control of D<sub>MAX</sub> less than 70% is not recommended.



UDG-95102

Figure 1. Oscillator





### LEADING EDGE BLANKING

The UC3823A, UC2823B, UC3825A, and UC3825B perform fixed frequency pulse width modulation control. The UC3823A, and UC3823B outputs operate together at the switching frequency and can vary from zero to some value less than 100%. The UC3825A and UC3825B outputs are alternately controlled. During every other cycle, one output is off. Each output then switches at one-half the oscillator frequency, varying in duty cycle from 0 to less than 50%.

To limit maximum duty cycle, the internal clock pulse blanks both outputs low during the discharge time of the oscillator. On the falling edge of the clock, the appropriate output(s) is driven high. The end of the pulse is controlled by the PWM comparator, current limit comparator, or the overcurrent comparator.


Normally the PWM comparator senses a ramp crossing a control voltage (error amplifier output) and terminates the pulse. Leading edge blanking (LEB) causes the PWM comparator to be ignored for a fixed amount of time after the start of the pulse. This allows noise inherent with switched mode power conversion to be rejected. The PWM ramp input may not require any filtering as result of leading edge blanking.

To program a leading edge blanking (LEB) period, connect a capacitor, C, to CLK/LEB. The discharge time set by C and the internal  $10-k\Omega$  resistor determines the blanked interval. The  $10-k\Omega$  resistor has a 10% tolerance. For more accuracy, an external  $2-k\Omega$  1% resistor (R) can be added, resulting in an equivalent resistance of  $1.66 k\Omega$  with a tolerance of 2.4%. The design equation is:

 $t_{I EB} = 0.5 \times (R \parallel 10 k\Omega) \times C$ 

Values of R less than 2 k $\Omega$  should not be used.

Leading edge blanking is also applied to the current limit comparator. After LEB, if the ILIM pin exceeds the 1-V threshold, the pulse is terminated. The overcurrent comparator, however, is not blanked. It catches catastrophic overcurrent faults without a blanking delay. Any time the ILIM pin exceeds 1.2 V, the fault latch is set and the outputs driven low. For this reason, some noise filtering may be required on the ILIM pin.



UDG-95105

(2)

Figure 4. Leading Edge Blanking Operational Waveforms



SLUS334E - AUGUST 1995 - REVISED SEPTEMBER 2010

#### UVLO, SOFT-START AND FAULT MANAGEMENT

Soft-start is programmed by a capacitor on the SS pin. At power up, SS is discharged. When SS is low, the error amplifier output is also forced low. While the internal 9-µA source charges the SS pin, the error amplifier output follows until closed loop regulation takes over.

Anytime ILIM exceeds 1.2 V, the fault latch is set and the output pins are driven low. The soft-start cap is then discharged by a 250- $\mu$ A current sink. No more output pulses are allowed until soft-start is fully discharged and ILIM is below 1.2 V. At this point the fault latch resets and the chip executes a soft-start.

Should the fault latch get set during soft-start, the outputs are immediately terminated, but the soft-start capacitor does not discharge until it has been fully charged first. This results in a controlled hiccup interval for continuous fault conditions.




Figure 5. Soft-Start and Fault Waveforms

#### ACTIVE LOW OUTPUTS DURING UVLO

The UVLO function forces the outputs to be low and considers both VCC and VREF before allowing the chip to operate.





Figure 6. Output Voltage vs Output Current

Figure 7. Output V and I During UVLO



SLUS334E - AUGUST 1995 - REVISED SEPTEMBER 2010

#### **CONTROL METHODS**



#### Figure 8. Control Methods

#### **SYNCHRONIZATION**

The oscillator can be synchronized by an external pulse inserted in series with the timing capacitor. Program the free running frequency of the oscillator to be 10% to 15% slower than the desired synchronous frequency. The pulse width should be greater than 10 ns and less than half the discharge time of the oscillator. The rising edge of the CLK/LEB pin can be used to generate a synchronizing pulse for other chips. Note that the CLK/LEB pin no longer accepts an incoming synchronizing signal.




Figure 11. Operational Waveforms



SLUS334E - AUGUST 1995 - REVISED SEPTEMBER 2010

#### **HIGH CURRENT OUTPUTS**

Each totem pole output of the UC3823A and UC3823AB, UC3825A, and UC3825B can deliver a 2-A peak current into a capacitive load. The output can slew a 1000-pF capacitor by 15 V in approximately 20 ns. Separate collector supply (VC) and power ground (PGND) pins help decouple the device's analog circuitry from the high-power gate drive noise. The use of 3-A Schottky diodes (1N5120, USD245, or equivalent) as shown in the Figure 13 from each output to both VC and PGND are recommended. The diodes clamp the output swing to the supply rails, necessary with any type of inductive/capacitive load, typical of a MOSFET gate. Schottky diodes must be used because a low forward voltage drop is required. DO NOT USE standard silicon diodes.

Although they are *single-ended* devices, two output drivers are available on the UC3823A and UC3823B devices. These can be *paralleled* by the use of a 0.5  $\Omega$  (noninductive) resistor connected in series with each output for a combined peak current of 4 A.




Figure 12. Power MOSFET Drive Circuit

#### **GROUND PLANES**

Each output driver of these devices is capable of 2-A peak currents. Careful layout is essential for correct operation of the chip. A ground plane must be employed. A unique section of the ground plane must be designated for high di/dt currents associated with the output stages. This point is the power ground to which the PGND pin is connected. Power ground can be separated from the rest of the ground plane and connected at a single point, although this is not necessary if the high di/dt paths are well understood and accounted for. VCC should be bypassed directly to power ground with a good high frequency capacitor. The sources of the power MOSFET should connect to power ground as should the return connection for input power to the system and the bulk input capacitor. The output should be clamped with a high current Schottky diode to both VCC and PGND. Nothing else should be connected to power ground.

VREF should be bypassed directly to the signal portion of the ground plane with a good high frequency capacitor. Low ESR/ESL ceramic 1-mF capacitors are recommended for both VCC and VREF. All analog circuitry should likewise be bypassed to the signal ground plane.



SLUS334E - AUGUST 1995 - REVISED SEPTEMBER 2010




Figure 13. Ground Planes Diagram

#### **OPEN LOOP TEST CIRCUIT**

This test fixture is useful for exercising many functions of this device family and measuring their specifications. As with any wideband circuit, careful grounding and bypass procedures should be followed. The use of a ground plane is highly recommended.




Figure 14. Open Loop Test Circuit Schematic

UDG-95116

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DLP® Products	www.dlp.com	Communications and Telecom	www.ti.com/communications
DSP	dsp.ti.com	Computers and Peripherals	www.ti.com/computers
Clocks and Timers	www.ti.com/clocks	Consumer Electronics	www.ti.com/consumer-apps
Interface	interface.ti.com	Energy	www.ti.com/energy
Logic	logic.ti.com	Industrial	www.ti.com/industrial
Power Mgmt	power.ti.com	Medical	www.ti.com/medical
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Space, Avionics & Defense	www.ti.com/space-avionics-defense
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Video and Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless-apps

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2010, Texas Instruments Incorporated