# P-Channel Logic Level POWERTRENCH® MOSFET

-40 V, -50 A, 13.5 m $\Omega$ 

# **Features**

- Typ  $R_{DS(on)} = 11 \text{ m}\Omega$  at  $V_{GS} = -10 \text{ V}$ ;  $I_D = -50 \text{ A}$
- Typ  $Q_{g(tot)} = 28 \text{ nC}$  at  $V_{GS} = -10 \text{ V}$ ;  $I_D = -50 \text{ A}$
- UIS Capability
- Wettable Flanks for Automatic Optical Inspection (AOI)
- AEC-Q101 Qualified
- These Devices are Pb-Free and are RoHS Compliant

# **Applications**

- Automotive Engine Control
- Powertrain Management
- Solenoid and Motor Drivers
- Electronic Steering
- Integrated Starter/Alternator
- Distributed Power Architectures and VRM
- Primary Switch for 12 V Systems

#### **MAXIMUM RATINGS** (T<sub>J</sub> = 25°C unless otherwise noted)

Parameter		Symbol	Value	Unit
Drain-to-Source Voltage		$V_{DSS}$	-40	V
Gate-to-Source Voltage		$V_{GS}$	±16	V
Continuous Drain Current (V <sub>GS</sub> = 10 V) (Note 1)	T <sub>C</sub> = 25°C	I <sub>D</sub>	-50	Α
Pulsed Drain Current	T <sub>C</sub> = 25°C		See Figure 4	
Single Pulse Avalanche Energy (Note 2)		E <sub>AS</sub>	32	mJ
Power Dissipation		$P_{D}$	75	W
Derate above 25°C			0.5	W/°C
Operating and Storage Temperature		T <sub>J</sub> , T <sub>STG</sub>	-55 to +175	°C
Thermal Resistance (Junction-to-Case)		$R_{\theta JC}$	2	°C/W
Maximum Thermal Resistance (Junction–to–Ambient) (Note 3)		$R_{\theta JA}$	50	°C/W

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.


- 1. Current is limited by wirebond configuration
- 2. Starting Tj = 25°C, L = 40  $\mu$ H, I<sub>AS</sub> = -40 A, V<sub>DD</sub> = -40 V during inductor charging and V<sub>DD</sub> = 0 V during time in avalanche
- 3. R<sub>θJA</sub> is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R<sub>θJC</sub> is guaranteed by design while R<sub>θJA</sub> is determined by the user's board design. The maximum rating presented here is based on mounting on a 1 in<sup>2</sup> pad of 2 oz copper.



#### ON Semiconductor®

#### www.onsemi.com

V <sub>(BR)DSS</sub>	R <sub>DS(ON)</sub> MAX	I <sub>D</sub> MAX
-40 V	13.5 mΩ @ –10 V	–50 A





#### **ORDERING INFORMATION**

CASE 506DW

See detailed ordering, marking and shipping information on page 2 of this data sheet.

# PACKAGE MARKING AND ORDERING INFORMATION

Device	Device Marking	Package	Reel Size	Tape Width	Quantity
FDWS9510L-F085	FDWS9510L	Power 56	13″	12 mm	3000 units

#### **ELECTRICAL CHARACTERISTICS** (T<sub>.1</sub> = 25°C unless otherwise specified)

Symbol	Parameter	Con	ditions	Min	Тур	Max	Unit
OFF CHAR	ACTERISTICS						
B <sub>VDSS</sub>	Drain-to-Source Breakdown Voltage	$I_D = -250 \mu A, V_{GS} = 0 V$		-40	-	_	V
I <sub>DSS</sub> Drain-to-Source Leakage (	Drain-to-Source Leakage Current	$V_{DS} = -40 \text{ V},$ $V_{GS} = 0 \text{ V}$	T <sub>J</sub> = 25°C	_	-	1	μΑ
			T <sub>J</sub> = 175°C (Note 4)	-	-	1	mA
I <sub>GSS</sub>	Gate-to-Source Leakage Current	V <sub>GS</sub> = ±16 V		-	-	±100	nA
ON CHARA	ACTERISTICS				-		
V <sub>GS(th)</sub>	Gate-to-Source Threshold Voltage	$V_{GS} = V_{DS}, I_{D} = -250 \mu\text{A}$		-1	-1.8	-3	V
R <sub>DS(on)</sub>	Drain-to-Source On-Resistance	$I_D = -25 \text{ A}, V_{GS} = -4.5 \text{ V}$		_	18	23	mΩ
		I <sub>D</sub> = -50 A	T <sub>J</sub> = 25°C	-	11	13.5	mΩ
		$V_{GS} = -10 \text{ V}$	T <sub>J</sub> = 175°C (Note 4)	-	18.8	23	
DYNAMIC (	CHARACTERISTICS						
C <sub>iss</sub>	Input Capacitance	$V_{DS} = -20 \text{ V, V}$	<sub>GS</sub> = 0 V, f = 1 MHz	_	2320	-	pF
C <sub>oss</sub>	Output Capacitance			-	811	-	
C <sub>rss</sub>	Reverse Transfer Capacitance			-	38	-	
Rg	Gate Resistance	V <sub>GS</sub> = 0.5 V, f = 1 MHz		-	23	-	Ω
Q <sub>g(tot)</sub>	Total Gate Charge	$V_{GS} = 0 \text{ to } -10 \text{ V}$		-	28	37	nC
Q <sub>g(th)</sub>	Threshold Gate Charge	$V_{GS} = 0 \text{ to } -1 \text{ V}$		-	4	-	
Q <sub>gs</sub>	Gate-to-Source Gate Charge	V <sub>DD</sub> = -20 V,		-	7	_	
Q <sub>gd</sub>	Gate-to-Drain "Miller" Charge	$I_D = -50 \text{ A}$		-	4	_	
SWITCHING	G CHARACTERISTICS				-		
t <sub>on</sub>	Turn-On Time	$V_{DD} = -20$	$V, I_D = -50 A,$	-	_	20	ns
t <sub>d(on)</sub>	Turn-On Delay Time	$V_{DD} = -20 \text{ V}, I_{D} = -50 \text{ A},$ $V_{GS} = -10 \text{ V}, R_{GEN} = 6 \Omega$		-	10	-	
t <sub>r</sub>	Turn-On Rise Time			-	4	-	
t <sub>d(off)</sub>	Turn-Off Delay Time			-	110	-	
t <sub>f</sub>	Turn-Off Fall Time			-	37	-	
t <sub>off</sub>	Turn-Off Time			1	-	222	
DRAIN-SO	URCE DIODE CHARACTERISTICS						
V <sub>SD</sub> Source–to–Drain Diode Voltage	Source-to-Drain Diode Voltage	$I_{SD} = -50 \text{ A}, V_{GS} = 0 \text{ V}$		_	-1	-1.25	V
		I <sub>SD</sub> = -25	A, V <sub>GS</sub> = 0 V	_	-0.9	-1.2	
T <sub>rr</sub>	Reverse Recovery Time	$I_F = -50 \text{ A}, dI_{SD}/dt = 100 \text{ A/}\mu\text{s}$		_	44	62	ns
Q <sub>rr</sub>	Reverse Recovery Charge			_	31	47	nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

<sup>4.</sup> The maximum value is specified by design at  $T_J = 175^{\circ}$ C. Product is not tested to this condition in production

#### **TYPICAL CHARACTERISTICS**




Figure 1. Normalized Power Dissipation vs.

Case Temperature

Figure 2. Maximum Continuous Drain Current vs. Case Temperature

175




Figure 3. Normalized Maximum Transient Thermal Impedance




Figure 4. Peak Current Capability

#### TYPICAL CHARACTERISTICS





Figure 5. Forward Bias Safe Operating Area

Figure 6. Unclamped Inductive Switching Capability







Figure 7. Transfer Characteristics

Figure 8. Forward Diode Characteristics






Figure 9. Saturation Characteristics

Figure 10. Saturation Characteristics

#### TYPICAL CHARACTERISTICS





Figure 16. Gate Charge vs. Gate-to-Source

Voltage

Figure 15. Capacitance vs. Drain-to-Source

Voltage

#### **PACKAGE DIMENSIONS**



POWERTRENCH is a registered trademark of Semiconductor Components Industries, LLC.

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="https://www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor dates sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify a

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative