

CMOS 300 MSPS Complete DDS

Data Sheet


AD9852

FEATURES

300 MHz internal clock rate FSK, BPSK, PSK, chirp, AM operation Dual integrated 12-bit D/A converters Ultrahigh speed comparator, 3 ps rms jitter **Excellent dynamic performance** 80 dB SFDR at 100 MHz (±1 MHz) Aout 4× to 20× programmable reference clock multiplier **Dual 48-bit programmable frequency registers** Dual 14-bit programmable phase offset registers 12-bit programmable amplitude modulation and on/off output shaped keying function Single-pin FSK and BPSK data interfaces PSK capability via I/O interface Linear or nonlinear FM chirp functions with single pin frequency hold function

Frequency ramped FSK <25 ps rms total jitter in clock generator mode Automatic bidirectional frequency sweeping Sin(x)/x correction Simplified control interface 10 MHz serial 2-wire or 3-wire SPI-compatible 100 MHz parallel 8-bit programming 3.3 V single supply **Multiple power-down functions** Single-ended or differential input reference clock Small, 80-lead LQFP or TQFP with exposed pad **APPLICATIONS**

Agile LO frequency synthesis Programmable clock generator FM chirp source for radar and scanning systems **Test and measurement equipment Commercial and amateur RF exciter**



FUNCTIONAL BLOCK DIAGRAM

Figure 1.

Rev. F

Document Feedback

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©1999–2019 Analog Devices, Inc. All rights reserved. **Technical Support** www.analog.com

TABLE OF CONTENTS

Features 1
Applications
Functional Block Diagram 1
Revision History
General Description
Overview
Specifications
Absolute Maximum Ratings
Thermal Resistance
Explanation of Test Levels
ESD Caution
Pin Configuration and Function Descriptions9
Typical Performance Characteristics
Typical Applications16
Modes of Operation
Single Tone (Mode 000)18
Unramped FSK (Mode 001)19
Ramped FSK (Mode 010)19
Chirp (Mode 011)
BPSK (Mode 100)26
Using the AD9852
Internal and External Update Clock27
On/Off Output Shaped Keying (OSK)

REVISION HISTORY

Changes to Figure 1	1
Changes to General Description Section	4
Deleted Evaluation Board Section	41
Deleted Table 14, Renumbered Sequentially	41
Changes to Ordering Guide	41
Deleted Table 15	44
Deleted Figure 61, Renumbered Sequentially	46
Deleted Figure 62	47
Deleted Figure 63 and Figure 64	
Deleted Figure 65 and Figure 66	49
Deleted Figure 67	50

Cosine DAC	29
Control DAC	29
Inverse Sinc Function	29
REFCLK Multiplier	29
High Speed Comparator	30
Power-Down	30
Programming the AD9852	31
MASTER RESET	31
Parallel I/O Operation	31
Serial Port I/O Operation	31
General Operation of the Serial Interface	34
Instruction Byte	34
Serial Interface Port Pin Descriptions	35
MSB/LSB Transfers	35
Control Register Descriptions	36
Power Dissipation and Thermal Considerations	38
Thermal Impedance	38
Junction Temperature Considerations	38
Evaluation of Operating Conditions	40
Thermally Enhanced Package Mounting Guidelines	40
Outline Dimensions	41
Ordering Guide	41
	Cosine DAC Control DAC Inverse Sinc Function REFCLK Multiplier High Speed Comparator Power-Down Power-Down Porgramming the AD9852 MASTER RESET Parallel I/O Operation Serial Port I/O Operation General Operation of the Serial Interface Instruction Byte Serial Interface Port Pin Descriptions MSB/LSB Transfers Control Register Descriptions Power Dissipation and Thermal Considerations Thermal Impedance Junction Temperature Considerations Thermally Enhanced Package Mounting Guidelines Outline Dimensions Ordering Guide

5/2007—Rev. D to Rev. E

Changed AD9852ASQ to AD9852ASVZ	.Universal
Changed AD9852AST to AD9852ASTZ	. Universal
Change to Features	1
Changes to Endnote 10 of Table 1	7
Changes to Absolute Maximum Ratings	8
Added Thermal Resistance Section	8
Change to Ramped FSK (Mode 010) Section	19
Change to Internal and External Update Clock Section	1 27
Change to Thermal Impedance Section	38
Changes to Junction Temperature Considerations Sect	ion 38
Changes to Thermally Enhanced Package Mounting	
Guidelines Section	40
Deleted Figure 61 to Figure 64	41

Data Sheet

AD9852

Changes to Table 14	44
Updated Outline Dimensions	51
Changes to Ordering Guide	

12/2005—Rev. C to Rev. D

Updated Format	Universal
Changes to General Description	4
Changes to Explanation of Test Levels Section	9
Change to Pin Configuration	10
Changes to Figure 65	
Changes to Outline Dimensions	52
Changes to Ordering Guide	

4/2004—Rev. B to Rev. C

Updated Format	Universal
Changes to Figure 1	1
Changes to General Description	3
Changes to Table 1	4
Changes to Footnote 2	6
Changes to Figure 2	8
Changes to Table 5	17
Changes to Equation in Ramped FSK (Mode 010)	19
Changes to Evaluation Board Instructions	
Changes to General Operating Instructions Section	
Changes to Using the Provided Software Section	42

Changes to Figure 65	
Changes to Figure 66	
Changes to Figure 72 and Figure 73	
Changes to Ordering Guide	
0 0	

3/2002—Rev. A to Rev. B

Changes to General Description	1
Changes to Functional Block Diagram	1
Changes to Specifications	3
Changes to Absolute Maximum Ratings	5
Changes to Pin Function Descriptions	6
Changes to Figure 3	8
Deleted Two TPCs	11
Changes to Figure 18 and Figure 19	11
Changes to BPDK Mode Section	21
Changes to Differential Refclk Enable Section	24
Changes to Master Reset Section	24
Changes to Parallel I/O Operation Section	24
Changes to General Operation of the Serial	
Interface Section	27
Changes to Figure 50	27
Changes to Figure 65	

10/1999—Revision 0: Initial Version

GENERAL DESCRIPTION

The AD9852 digital synthesizer is a highly integrated device that uses advanced DDS technology, coupled with an internal high speed, high performance D/A converter to form a digitally programmable, agile synthesizer function. When referenced to an accurate clock source, the AD9852 generates a highly stable frequency-, phase-, and amplitude-programmable cosine output that can be used as an agile LO in communications, radar, and many other applications. The innovative high speed DDS core of the AD9852 provides 48-bit frequency resolution (1 μ Hz tuning resolution with 300 MHz SYSCLK). Retaining 16 bits for phase-to-amplitude conversion ensures excellent spurious-free dynamic range (SFDR).

The circuit architecture of the AD9852 allows the generation of output signals at frequencies up to 150 MHz, which can be digitally tuned at a rate of up to 100 million new frequencies per second. The (externally filtered) cosine wave output can be converted to a square wave by the internal comparator for agile clock generator applications. The device provides two 14-bit phase registers and a single pin for BPSK operation.

For higher-order PSK operation, the I/O interface can be used for phase changes. The 12-bit cosine DAC, coupled with the innovative DDS architecture, provides excellent wideband and narrow-band output SFDR. When configured with the comparator, the 12-bit control DAC facilitates static duty cycle control in the high speed clock generator applications.

The 12-bit digital multiplier permits programmable amplitude modulation, on/off output shaped keying, and precise amplitude control of the cosine DAC output. Chirp functionality is also

included for wide bandwidth frequency sweeping applications. The AD9852 programmable $4 \times$ to $20 \times$ REFCLK multiplier circuit internally generates the 300 MHz system clock from a lower frequency external reference clock. This saves the user the expense and difficulty of implementing a 300 MHz system clock source.

Direct 300 MHz clocking is also accommodated with either singleended or differential inputs. Single-pin, conventional FSK and the enhanced spectral qualities of ramped FSK are supported. The AD9852 uses advanced 0.35 μ CMOS technology to provide this high level of functionality on a single 3.3 V supply.

The AD9852 is pin-for-pin compatible with the AD9854 singletone synthesizer. The AD9852 is specified to operate over the extended industrial temperature range of -40° C to $+85^{\circ}$ C.

OVERVIEW

The AD9852 digital synthesizer is a highly flexible device that addresses a wide range of applications. The device consists of an NCO with a 48-bit phase accumulator, a programmable reference clock multiplier, an inverse sinc filter, a digital multiplier, two 12-bit/300 MHz DACs, a high speed analog comparator, and an interface logic. This highly integrated device can be configured to serve as a synthesized LO agile clock generator and FSK/BPSK modulator. The theory of operation for the functional blocks of the device and a technical description of the signal flow through a DDS device is provided by Analog Devices, Inc., in the tutorial *A Technical Tutorial on Digital Signal Synthesis*. The tutorial also provides basic applications information for a variety of digital synthesis implementations.

SPECIFICATIONS

 $V_S = 3.3 V \pm 5\%$, $R_{SET} = 3.9 k\Omega$, external reference clock frequency = 30 MHz with REFCLK multiplier enabled at 10× for AD9852ASVZ, external reference clock frequency = 20 MHz with REFCLK multiplier enabled at 10× for AD9852ASTZ, unless otherwise noted.

		Test	AD9852ASVZ			AD9852ASTZ			
Parameter	Temp	Level	Min	Тур	Max	Min	Тур	Max	Unit
REFERENCE CLOCK INPUT CHARACTERISTICS ¹									
Internal System Clock Frequency Range									
REFCLK Multiplier Enabled	Full	VI	20		300	20		200	MHz
REFCLK Multiplier Disabled	Full	VI	DC		300	DC		200	MHz
External Reference Clock Frequency Range									
REFCLK Multiplier Enabled	Full	VI	5		75	5		50	MHz
REFCLK Multiplier Disabled	Full	VI	DC		300	DC		200	MHz
Duty Cycle	25°C	IV	45	50	55	45	50	55	%
Input Capacitance	25°C	IV		3			3		pF
Input Impedance	25°C	IV		100			100		kΩ
Differential Common-Mode Voltage Range									
Minimum Signal Amplitude ²	25°C	IV	400			400			mV p-p
Common-Mode Range	25°C	IV	1.6	1.75	1.9	1.6	1.75	1.9	V
V⊪ (Single-Ended Mode)	25°C	IV	2.3			2.3			V
V _{IL} (Single-Ended Mode)	25°C	IV			1			1	V
DAC STATIC OUTPUT CHARACTERISTICS									
Output Update Speed	Full	I			300			200	MSPS
Resolution	25°C	IV		12			12		Bits
Cosine and Control DAC Full-Scale Output Current	25°C	IV	5	10	20	5	10	20	mA
Gain Error	25°C	I	-6		+2.2	-6		+2.2	% FS
					5			5	
Output Offset	25°C	I			2			2	μA
Differential Nonlinearity	25°C	I		0.3	1.25		0.3	1.25	LSB
Integral Nonlinearity	25°C	I		0.6	1.66		0.6	1.66	LSB
Output Impedance	25°C	IV		100			100		kΩ
Voltage Compliance Range	25°C	I	-0.5		+1.0	-0.5		+1.0	V
DAC DYNAMIC OUTPUT CHARACTERISTICS									
DAC Wideband SFDR									
1 MHz to 20 MHz AOUT	25°C	V		58			58		dBc
20 MHz to 40 MHz Aout	25°C	V		56			56		dBc
40 MHz to 60 MHz Aout	25°C	V		52			52		dBc
60 MHz to 80 MHz Aout	25°C	V		48			48		dBc
80 MHz to 100 MHz A _{OUT}	25°C	V		48			48		dBc
100 MHz to 120 MHz Aout	25°C	V		48					dBc
DAC Narrow-Band SFDR									
10 MHz Aout (±1 MHz)	25°C	V		83			83		dBc
10 MHz А _{оит} (±250 kHz)	25°C	V		83			83		dBc
10 MHz Аоит (±50 kHz)	25°C	V		91			91		dBc
41 MHz A _{OUT} (±1 MHz)	25°C	v		82			82		dBc
41 MHz A _{OUT} (±250 kHz)	25°C	v		84			84		dBc
41 MHz A _{OUT} (±50 kHz)	25°C	v		89			89		dBc
119 MHz А _{оит} (±1 MHz)	25°C	v		71					dBc
119 MHz A _{OUT} (±250 kHz)	25°C	V		77					dBc
119 MHz Aout (±50 kHz)	25°C	v		83					dBc

ParameterTempLevelMinTypMaxMinResidual Phase Noise (Aour = 5 MHz, External Clock = 30 MHz, REFCLK Multiplier Engaged at 10x)<	AD9852	Z		D9852A	STZ	
(Aourn = 5 MHz, External Clock = 30 MHz, REFCLK Multiplier Engaged at 10×) Image: Signal and Signal an	n Typ	Max N	Min	Тур	Max	Unit
REFCLK Multiplier Engaged at 10×) v 140 140 1 kHz Offset 25°C V 140 140 10 kHz Offset 25°C V 142 142 100 kHz Offset 25°C V 142 142 (Acor = 5 MKz External Clock = 300 MHz, REFCLK Multiplier Bypassed) 25°C V 142 142 0 kHz Offset 25°C V 148 148 148 10 kHz Offset 25°C V 148 148 148 10 kHz Offset 25°C V 148 148 148 10 kHz Offset 25°C V 16 168 168 DDS Core (Phase Accumulator and Phase to Amp Converter) 25°C V 16 17 Frequency Accumulator 25°C V 2 17 10 JOA 25°C V 3 10 10 V/O Update Clock (Internal Mode) 25°C V 3 10 Input Capacitannce 25°C V						
1 kHz Offset 25°C V 140 10 kHz Offset 25°C V 138 10 kHz Offset 25°C V 142 (Acor = 5 MHz, External Clock = 300 MHz, REFCLK Multiplier Bypassed) 1 kHz Offset 25°C V 142 10 kHz Offset 25°C V 148 10 kHz Offset 25°C V 148 10 kHz Offset 25°C V 148 10 kHz Offset 25°C V 140 PipELINE DELAYS *4.5 Inverse Sinc Filter 25°C IV 16 I/O Update Clock (Internal Mode) 25°C IV 3 Input Capacitance 25°C IV 10 20						
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	1 4 0			140		-ID - /I I
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	140					dBc/Hz
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	138					dBc/Hz
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	142			142		dBc/Hz
$ \begin{array}{c c c c c c c c c } 0 \ kHz \ Offset & 25 \ V & 148 & 188 \\ 100 \ kHz \ Offset & 25 \ V & 152 & 1 \\ \end{array} \\ PiPELINE DELAYS^{3.4.5} & V & 33 & 188 \\ Phase-to-Amp \ Converter) & 25 \ V & 25 \ V & 26 \\ Phase-to-Amp \ Converter) & 25 \ V & 16 & 1 \\ Phase-to-Amp \ Converter) & 25 \ V & 16 & 1 \\ Inverse \ Sinc \ Filter & 25 \ V & 25 \ V & 16 \\ Inverse \ Sinc \ Filter & 25 \ V & 25 \ V & 27 \\ DAC & 25 \ V & 25 \ V & 27 \\ DAC & 25 \ V & 27 \ V & 27 \\ I/O \ Update \ Clock \ (Internal \ Mode) & 25 \ V & 27 \\ I/O \ Update \ Clock \ (Internal \ Mode) & 25 \ V & 27 \\ I/O \ Update \ Clock \ (Internal \ Mode) & 25 \ V & 3 \\ Input \ Capacitance & 25 \ V & 10 & -1 \\ \hline MASTER \ RESET \ DURATION & 25 \ V & 3 \\ Input \ Capacitance & 25 \ V & 3 \\ Input \ Capacitance & 25 \ V & 3 \\ Input \ Capacitance & 25 \ V & 10 & 20 \\ \hline COMPARATOR \ INPUT \ CHARACTERISTICS & V & 10 & 20 \\ \hline COMPARATOR \ OUTPUT \ CHARACTERISTICS & 1 & 1 & 15 \\ Hysteresis & 25 \ V & 10 & 20 \\ \hline COMPARATOR \ OUTPUT \ CHARACTERISTICS & 0 & 0 \\ Logic \ Voltage, \ High-2 \ Load & Full \ VI & 3.1 & -1 \\ Input \ Capacitance & 25 \ V & 10 & 3 \\ \hline COMPARATOR \ OUTPUT \ CHARACTERISTICS & 0 & 0 \\ Coutput \ Power, \ 50 \ \Omega \ Load, \ 120 \ MHz \ Caggle \ Rate, \ S7 \ V & 3 \\ Output \ Dydate \ Clock \ Error^6 \ S7 \ V & 3 \\ Output \ Dydate \ Clock \ Circ \ V & 3 \\ Output \ Dydate \ Clock \ Circ \ V & 3 \\ Output \ Dydate \ Clock \ Circ \ V & 3 \\ Output \ Dydate \ Clock \ Circ \ V & 3 \\ Output \ Dydate \ Clock \ Circ \ V & 3 \\ Output \ Cycle \ Error^6 \ S7 \ V & 3 \\ Output \ Cycle \ Error^6 \ S7 \ V & 3 \\ Output \ Cycle \ Error^6 \ S7 \ V & 3 \\ Output \ Cycle \ Error^6 \ Circ \ V & 3 \\ Output \ Cycle \ Error^6 \ Circ \ V & 3 \\ Output \ Cycle \ Error^6 \ Circ \ V & 3 \\ Output \ Cycle \ Error^6 \ Circ \ V & 3 \\ Output \ Cycle \ Error^6 \ Circ \ V & 3 \\ Output \ Cycle \ Error^6 \ Circ \ V & 3 \\ Output \ Cycle \ Error^6 \ V & 3 \\ Output \ Cycle \ Error^6 \ Circ \ V & 3 \\ Output \ Cycle \ Error^6 \ V & 3 \\ Output \ Cycle \ Error^6 \ V & 3 \\ Output \ Cycle \ Error^6 \ V & 3 \\ Output$	142			142		dBc/Hz
100 kHz Offset 25°C V 152 I PIPELINE DELAYS ^{3, 4, 5} 25°C IV 3.3 I I DDS Core (Phase Accumulator and Phase-to-Amp Converter) 25°C IV 26 I	148			148		dBc/Hz
PIPELINE DELAYS ^{3, 4, 3} 25°C IV 33 DDS Core (Phase Accumulator and Phase-to-Amp Converter) 25°C IV 26 Inverse Sinc Filter 25°C IV 16 Digital Multiplier 25°C IV 9 DAC 25°C IV 11 I/O Update Clock (Internal Mode) 25°C IV 2 I/O Update Clock (External Mode) 25°C IV 10 10 COMPARATOR INPUT CHARACTERISTICS Input Resistance 25°C IV 500 10 Input Resistance 25°C IV 10 20 20 20 COMPARATOR OUTPUT CHARACTERISTICS 10 20 20 20 20 COMPARATOR OUTPUT CHARACTERISTICS 10 10 20 20 20 COMPARATOR OUTPUT CHARACTERISTICS 10 10 20 20 20 Logic 1 Voltage, High-Z Load Full VI 3.1 9 3.1 Logic 1 Voltage, High-Z Load 25°C IV 30	152					dBc/Hz
$\begin{array}{c c c c c c c c c c c c c c c c c c c $				-		
Inverse Sinc Filter 25°C IV 16 IV Digital Multiplier 25°C IV 9 J DAC 25°C IV 1 J I/O Update Clock (Internal Mode) 25°C IV 2 J I/O Update Clock (External Mode) 25°C IV 10 J MASTER RESET DURATION 25°C IV 10 J COMPARATOR INPUT CHARACTERISTICS Input Resistance 25°C IV 500 I Input Resistance 25°C IV 10 20 I I 15 Logic 1 Voltage, High-Z Load 25°C IV 10 20 I I 16 Output Power, 50 Ω Load, 120 MHz Toggle Rate 25°C IV 10 20 I 9 I 9 I 9 I 9 I 9 I 9 I 10 10 20 I 10 10 10 10 10 10 10 <	33			33		SYSCLK cycles
$\begin{array}{ c c c c c c c } Digital Multiplier \\ DAC \\ DAC \\ DAC \\ DAC \\ (V) Update Clock (Internal Mode) \\ Z5^{\circ}C \\ IV \\ Z5^{\circ}C \\ $	26			26		SYSCLK cycles
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	16		1	16		SYSCLK cycles
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	9			9		SYSCLK cycles
I/O Update Clock (External Mode) 25°C IV 3 MASTER RESET DURATION 25°C IV 10 10 COMPARATOR INPUT CHARACTERISTICS Input Capacitance 25°C V 3 1 Input Resistance 25°C IV 500 1 ±1 ±5 Input Current 25°C IV 10 20 1 COMPARATOR OUTPUT CHARACTERISTICS I ±1 ±5 1 Logic 1 Voltage, High-Z Load Full VI 3.1 3.1 Logic 0 Voltage, High-Z Load Full VI 3.1 9 Propagation Delay 25°C I 9 11 9 Output Duty Cycle Error ⁶ 25°C I -10 ±1 +10 -10 Rise/Fall Time, 5 pF Load 25°C IV 300 300 375 300 Toggle Rate, High-Z Load 25°C IV 300 375 300 Output Duty Cycle Error ⁶ 25°C IV 300 375 300 Output Cycle-to-Cycle Jitter ⁷ 25°C V	1			1		SYSCLK cycles
MASTER RESET DURATION 25°C IV 10 10 COMPARATOR INPUT CHARACTERISTICS Input Capacitance 25°C V 3 Input Resistance 25°C IV 500 Input Resistance 25°C I ± 1 ± 5 Hysteresis 25°C I ± 1 ± 5 Hysteresis 25°C IV 10 20 20 COMPARATOR OUTPUT CHARACTERISTICS Logic 1 Voltage, High-Z Load Full VI 3.1 3.1 Logic 0 Voltage, High-Z Load Full VI 3.1 9 9 Propagation Delay 25°C I -10 ± 1 ± 10 -10 Rise/Fall Time, 5 pF Load 25°C I -10 ± 1 ± 10 -10 Rise/Fall Time, 5 pF Load 25°C IV 300 350 300 Toggle Rate, 50 Ω Load 25°C IV 375 400 375 Output Cycle-to-Cycle Litter? 25°C V 84 10 MHz (± 1 MHz) <td< td=""><td>2</td><td></td><td></td><td>2</td><td></td><td>SYSCLK cycles</td></td<>	2			2		SYSCLK cycles
COMPARATOR INPUT CHARACTERISTICS 25°C V 3 Input Capacitance 25°C IV 500 Input Resistance 25°C IV 500 Input Current 25°C I ± 1 ± 5 Hysteresis 25°C IV 10 20 COMPARATOR OUTPUT CHARACTERISTICS 500 10 20 10 20 COMPARATOR OUTPUT CHARACTERISTICS 500 500 500 500 500 500 Logic 0 Voltage, High-Z Load Full VI 3.1 0.16 500 Output Power, 50 Ω Load, 120 MHz Toggle Rate 25°C I 9 11 9 Propagation Delay 25°C IV 3 -10 ±1 +10 -10 Rise/Fall Time, 5 pF Load 25°C IV 300 350 300 Toggle Rate, 50 Ω Load 25°C IV 375 400 375 Output Cycle-to-Cycle Jitter ⁷ 25°C IV 84 4.0	3			3		SYSCLK cycles
$\begin{array}{ c c c c c c c } & 1 & 25^{\circ} C & V & 3 & 3 & \\ & 1 & 1 & 25^{\circ} C & 1 & 20 & 20 & \\ \hline & 1 & 25^{\circ} C & 1 & 25^{\circ} C & 1 & 1 & 20 & 20 & \\ \hline & 1 & 25^{\circ} C & 1 & 1 & 20 & 20 & & \\ \hline & 1 & 25^{\circ} C & 1 & 1 & 10 & 20 & & \\ \hline & 1 & 25^{\circ} C & 1 & 1 & 10 & 20 & & \\ \hline & 1 & 1 & 1 & 10 & 20 & & & \\ \hline & 1 & 1 & 1 & 10 & 20 & & & \\ \hline & 1 & 1 & 1 & 10 & 20 & & & \\ \hline & 1 & 1 & 1 & 10 & 10 & 10 & 10 & 10 $		1	10			SYSCLK cycles
Input Resistance 25° C IV 500 I Input Current 25° C I ± 1 ± 5 Hysteresis 25° C IV 10 20 COMPARATOR OUTPUT CHARACTERISTICS IV 3.1 IV 0.16 Logic 1 Voltage, High-Z Load Full VI 3.1 0.16 Output Power, 50Ω Load, 120 MHz Toggle Rate 25° C I 9 11 9 Propagation Delay 25° C I 9 11 -10 ± 1 $+10$ -10 Rise/Fall Time, 5 pE Load 25° C IV 300 350 300 Toggle Rate, High-Z Load 25° C IV 300 350 300 Toggle Rate, 50 Ω Load 25° C IV 375 400 375 Output Cycle-to-Cycle Jitter ⁷ 25° C IV 4.0 4.0 COMPARATOR NARROW-BAND SFDR ⁸ I 4.0 4.0 4.0 10 MHz (± 1 MHz) 25° C V 84 4.0 10						
$\begin{array}{ c c c c c c c } \mbox{Input Resistance} & 25 \end{subarray} & 10 & 500 & & & & & & & & & & & & & & & & $	3			3		рF
Input Current Hysteresis 25°C I ±1 ±5 COMPARATOR OUTPUT CHARACTERISTICS IV 10 20 Logic 1 Voltage, High-Z Load Full VI 3.1	500			500		kΩ
Hysteresis25°CIV1020COMPARATOR OUTPUT CHARACTERISTICSLogic 1 Voltage, High-Z LoadFullVI 3.1 3.1 Logic 0 Voltage, High-Z LoadFullVI 3.1 0.16 Output Power, 50 Ω Load, 120 MHz Toggle Rate $25°C$ I9 11 9Propagation Delay $25°C$ IV 3 -10 Output Duty Cycle Error ⁶ $25°C$ I -10 ± 1 $+10$ -10 Rise/Fall Time, 5 pF Load $25°C$ IV 300 350 300 Toggle Rate, High-Z Load $25°C$ IV 300 350 300 Toggle Rate, S0 Ω Load $25°C$ IV 300 350 300 Toggle Rate, 50 Ω Load $25°C$ IV 375 400 375 Output Cycle-to-Cycle Jitter ⁷ $25°C$ IV 84 4.0 COMPARATOR NARROW-BAND SFDR ⁸ 4.0 4.0 4.0 10 MHz (± 50 MHz) $25°C$ V 84 4.0 10 MHz (± 50 KHz) $25°C$ V 84 4.0 10 MHz (± 1 MHz) $25°C$ V 82 4.0 10 MHz (± 50 KHz) $25°C$ V 82 4.0 119 MHz (± 50 KHz) $25°C$ V 82 4.0 119 MHz (± 50 KHz) $25°C$ V 83 4.0 110 MHz ($\pm $	± 1	± 5		± 1	± 5	μA
COMPARATOR OUTPUT CHARACTERISTICSFullVI 3.1 3.1 Logic 1 Voltage, High-Z LoadFullVI 3.1 0.16 Output Power, 50 Ω Load, 120 MHz Toggle Rate 25° CI9 11 9Propagation Delay 25° CI -10 ± 1 $+10$ -10 Output Duty Cycle Error ⁶ 25° CI -10 ± 1 $+10$ -10 Rise/Fall Time, 5 pF Load 25° CIV 300 350 300 Toggle Rate, High-Z Load 25° CIV 300 350 300 Toggle Rate, 50 Ω Load 25° CIV 375 400 375 Output Cycle-to-Cycle Jitter ⁷ 25° CIV 4.0 4.0 COMPARATOR NARROW-BAND SFDR ⁸ 10 MHz (± 1 MHz) 25° CV 84 4.0 10 MHz (± 50 KHz) 25° CV 84 4.0 10 MHz (± 50 KHz) 25° CV 84 4.0 11 MHz (± 50 KHz) 25° CV 84 4.0 119 MHz (± 1 MHz) 25° CV 82 4.0 119 MHz (± 1 MHz) 25° CV 89 4.0 119 MHz (± 250 KHz) 25° CV 73 4.0 119 MHz (± 50 KHz) 25° CV 73 4.0 119 MHz (± 50 KHz) 25° CV 73 4.0 119 MHz (± 50 KHz) 25° CV 73 4.0 119 MHz (± 50 KHz) <td< td=""><td>10</td><td></td><td></td><td></td><td>20</td><td>mV p-p</td></td<>	10				20	mV p-p
$ \begin{array}{ c c c } \mbox{Logic 1 Voltage, High-Z Load} & Full & VI & 3.1 & & & & & & & & & & & & & & & & & & &$						
Logic 0 Voltage, High-Z Load Full VI 0.16 Output Power, 50 Ω Load, 120 MHz Toggle Rate 25°C I 9 11 9 Propagation Delay 25°C IV 3 -10 ±1 +10 -10 Rise/Fall Time, 5 pF Load 25°C IV 300 350 300 Toggle Rate, High-Z Load 25°C IV 300 350 300 Toggle Rate, Figh-Z Load 25°C IV 300 350 300 Toggle Rate, So Ω Load 25°C IV 375 400 375 Output Cycle-to-Cycle Jitter ⁷ 25°C IV 375 400 375 OMPARATOR NARROW-BAND SFDR ⁸		3	3.1			v
Output Power, 50 Ω Load, 120 MHz Toggle Rate Propagation Delay25°CI9119Output Duty Cycle Error625°CIV3-10± 1+10-10Rise/Fall Time, 5 pF Load25°CV22-10± 1+10-10Toggle Rate, High-Z Load25°CIV30035030030037500375Output Cycle-to-Cycle Jitter725°CIV3754003750375Output Cycle-to-Cycle Jitter725°CIV375400375OMPARATOR NARROW-BAND SFDR825°CV844.01010 MHz (±1 MHz)25°CV844.01010 MHz (±250 MHz)25°CV844.01010 MHz (±250 kHz)25°CV844.010119 MHz (±50 kHz)25°CV824141119 MHz (±50 kHz)25°CV891111119 MHz (±50 kHz)25°CV73111111119 MHz (±50 kHz)25°CV7311111111119 MHz (±50 kHz)25°CV83111111111111119 MHz (±50 kHz)25°CV7311 <td></td> <td></td> <td></td> <td></td> <td>0.16</td> <td>v</td>					0.16	v
Propagation Delay 25° CIV3Output Duty Cycle Error6 25° CI -10 ± 1 $+10$ -10 Rise/Fall Time, 5 pF Load 25° CV 2 2 2 2 Toggle Rate, High-Z Load 25° CIV 300 350 300 Toggle Rate, 50 Ω Load 25° CIV 375 400 375 Output Cycle-to-Cycle Jitter7 25° CIV 375 400 375 Output Cycle-to-Cycle Jitter7 25° CIV 4.0 4.0 COMPARATOR NARROW-BAND SFDR8 25° CV 84 4.0 10 MHz (± 1 MHz) 25° CV 84 4.0 10 MHz (± 250 MHz) 25° CV 84 4.0 10 MHz (± 50 kHz) 25° CV 84 4.0 10 MHz (± 50 kHz) 25° CV 84 4.0 10 MHz (± 50 kHz) 25° CV 84 4.0 11 MHz (± 50 kHz) 25° CV 89 4.0 119 MHz (± 1 MHz) 25° CV 89 119 119 MHz (± 50 kHz) 25° CV 73 119 119 MHz (± 50 kHz) 25° CV 83 4.0	11		9	11		dBm
Output Duty Cycle Error Rise/Fall Time, 5 pF Load 25° CI -10 ± 1 ± 10 -10 Rise/Fall Time, 5 pF Load 25° CV 2 2 300 Toggle Rate, High-Z Load 25° CIV 300 350 300 Toggle Rate, 50 Ω Load 25° CIV 375 400 375 Output Cycle-to-Cycle Jitter 25° CIV 4.0 4.0 COMPARATOR NARROW-BAND SFDR ⁸ 25° CV 84 4.0 10 MHz (± 1 MHz) 25° CV 84 4.0 10 MHz (± 250 MHz) 25° CV 84 4.0 10 MHz (± 50 kHz) 25° CV 84 4.0 10 MHz (± 50 kHz) 25° CV 84 4.0 11 MHz (± 50 kHz) 25° CV 84 4.0 119 MHz (± 1 MHz) 25° CV 89 4.0 119 MHz (± 50 kHz) 25° CV 89 4.0 119 MHz (± 50 kHz) 25° CV 73 4.0 119 MHz (± 50 kHz) 25° CV 73 4.0 119 MHz (± 50 kHz) 25° CV 73 4.0 119 MHz (± 50 kHz) 25° CV 83 4.0	3	-				ns
Rise/Fall Time, 5 pF Load 25°C V 2 Toggle Rate, High-Z Load 25°C IV 300 350 300 Toggle Rate, 50 Ω Load 25°C IV 375 400 375 Output Cycle-to-Cycle Jitter ⁷ 25°C IV 375 400 375 COMPARATOR NARROW-BAND SFDR ⁸ - - 4.0 - - 10 MHz (±1 MHz) 25°C V 84 - - - 10 MHz (±250 MHz) 25°C V 84 - - - - 10 MHz (±250 kHz) 25°C V 84 -	0 ± 1	+10 -	-10	± 1	+10	%
Toggle Rate, High-Z Load 25°C IV 300 350 300 Toggle Rate, 50 Ω Load 25°C IV 375 400 375 Output Cycle-to-Cycle Jitter ⁷ 25°C IV 4.0 375 COMPARATOR NARROW-BAND SFDR ⁸ I 10 MHz (±1 MHz) 25°C V 84 10 MHz (±1 MHz) 25°C V 84 14 10 MHz (±250 MHz) 25°C V 84 14 10 MHz (±250 kHz) 25°C V 84 14 10 MHz (±50 kHz) 25°C V 92 14 119 MHz (±50 kHz) 25°C V 82 14 119 MHz (±250 kHz) 25°C V 73 14 119 MHz (±50 kHz) 25°C V 73 14 119 MHz (±50 kHz) 25°C V 73 14	2					ns
Toggle Rate, 50 Ω Load 25°C IV 375 400 375 Output Cycle-to-Cycle Jitter ⁷ 25°C IV 4.0 4.0 COMPARATOR NARROW-BAND SFDR ⁸ Image: Comparison of the stress of t		3	300			MHz
Output Cycle-to-Cycle Jitter ⁷ 25°C IV 4.0 COMPARATOR NARROW-BAND SFDR ⁸ - - - 10 MHz (±1 MHz) 25°C V 84 - 10 MHz (±250 MHz) 25°C V 84 - 10 MHz (±50 kHz) 25°C V 84 - 10 MHz (±50 kHz) 25°C V 84 - 41 MHz (±50 kHz) 25°C V 92 - 41 MHz (±50 kHz) 25°C V 82 - 41 MHz (±50 kHz) 25°C V 89 - 119 MHz (±50 kHz) 25°C V 73 - 119 MHz (±50 kHz) 25°C V 73 - 119 MHz (±50 kHz) 25°C V 83 -						MHz
COMPARATOR NARROW-BAND SFDR ⁸ 25°C V 84 10 MHz (±1 MHz) 25°C V 84 10 MHz (±250 MHz) 25°C V 84 10 MHz (±50 kHz) 25°C V 84 10 MHz (±50 kHz) 25°C V 92 41 MHz (±1 MHz) 25°C V 92 41 MHz (±250 kHz) 25°C V 82 41 MHz (±50 kHz) 25°C V 89 119 MHz (±1 MHz) 25°C V 73 119 MHz (±50 kHz) 25°C V 73 119 MHz (±50 kHz) 25°C V 83					4.0	ps rms
10 MHz (±1 MHz) 25°C V 84 10 MHz (±250 MHz) 25°C V 84 10 MHz (±50 kHz) 25°C V 92 41 MHz (±1 MHz) 25°C V 76 41 MHz (±250 kHz) 25°C V 82 41 MHz (±50 kHz) 25°C V 89 119 MHz (±1 MHz) 25°C V 73 119 MHz (±250 kHz) 25°C V 73 119 MHz (±50 kHz) 25°C V 83						P55
10 MHz (±250 MHz) 25°C V 84 10 MHz (±50 kHz) 25°C V 92 41 MHz (±1 MHz) 25°C V 76 41 MHz (±250 kHz) 25°C V 82 41 MHz (±50 kHz) 25°C V 89 119 MHz (±1 MHz) 25°C V 73 119 MHz (±250 kHz) 25°C V 73 119 MHz (±50 kHz) 25°C V 83	84			84		dBc
10 MHz (±50 kHz) 25°C V 92 41 MHz (±1 MHz) 25°C V 76 41 MHz (±250 kHz) 25°C V 82 41 MHz (±50 kHz) 25°C V 89 119 MHz (±1 MHz) 25°C V 73 119 MHz (±250 kHz) 25°C V 73 119 MHz (±50 kHz) 25°C V 83	84					dBc
41 MHz (±1 MHz)25°CV7641 MHz (±250 kHz)25°CV8241 MHz (±50 kHz)25°CV89119 MHz (±1 MHz)25°CV73119 MHz (±250 kHz)25°CV73119 MHz (±50 kHz)25°CV83	92					dBc
41 MHz (±250 kHz)25°CV8241 MHz (±50 kHz)25°CV89119 MHz (±1 MHz)25°CV73119 MHz (±250 kHz)25°CV73119 MHz (±50 kHz)25°CV83	76					dBc
41 MHz (±50 kHz) 25°C V 89 119 MHz (±1 MHz) 25°C V 73 119 MHz (±250 kHz) 25°C V 73 119 MHz (±50 kHz) 25°C V 83	82					dBc
119 MHz (±1 MHz) 25°C V 73 119 MHz (±250 kHz) 25°C V 73 119 MHz (±50 kHz) 25°C V 83	89					dBc
119 MHz (±250 kHz) 25°C V 73 119 MHz (±50 kHz) 25°C V 83						dBc
119 MHz (±50 kHz) 25°C V 83						dBc
						dBc
			+			
5 MHz Aout 25°C V 23	23		1	22		ns rms
40 MHz A _{OUT} 25°C V 12	12		1			ps rms
40 MHz Aout 25 C V 12 100 MHz Aout 25 °C V 7	7		1			ps rms ps rms

Data Sheet

		Test AD9852ASVZ				A	D9852A	STZ	
Parameter	Temp	Level	Min	Тур	Max	Min	Тур	Max	Unit
PARALLEL I/O TIMING CHARACTERISTICS									
t _{ASU} (Address Setup Time to WR Signal Active)	Full	IV	8.0	7.5		8.0	7.5		ns
t_{ADHW} (Address Hold Time to \overline{WR} Signal Inactive)	Full	IV	0			0			ns
t_{DSU} (Data Setup Time to \overline{WR} Signal Inactive)	Full	IV	3.0	1.6		3.0	1.6		ns
t_{DHD} (Data Hold Time to \overline{WR} Signal Inactive)	Full	IV	0			0			ns
t _{wrLow} (WR Signal Minimum Low Time)	Full	IV	2.5	1.8		2.5	1.8		ns
t _{wRHIGH} (WR Signal Minimum High Time)	Full	IV	7			7			ns
t _{wr} (Minimum WR Time)	Full	IV	10.5			10.5			ns
t _{ADV} (Address to Data Valid Time)	Full	v	15		15	15		15	ns
t_{ADHR} (Address Hold Time to RD Signal Inactive)	Full	IV	5			5			ns
t _{RDLOV} (RD Low to Output Valid)	Full	IV			15			15	ns
t _{RDHOZ} (RD High to Data Three-State)	Full	IV			10			10	ns
SERIAL I/O TIMING CHARACTERISTICS									
t _{PRE} (CS Setup Time)	Full	IV	30			30			ns
t _{sclk} (Period of Serial Data Clock)	Full	IV	100			100			ns
t _{DSU} (Serial Data Setup Time)	Full	IV	30			30			ns
t _{SCLKPWH} (Serial Data Clock Pulse Width High)	Full	IV	40			40			ns
tsclkpwl (Serial Data Clock Pulse Width Low)	Full	IV	40			40			ns
t _{DHLD} (Serial Data Hold Time)	Full	IV	0			0			ns
t _{DV} (Data Valid Time)	Full	V		30			30		ns
CMOS LOGIC INPUTS 9									
Logic 1 Voltage	25°C	I	2.2			2.2			V
Logic 0 Voltage	25°C	I			0.8			0.8	V
Logic 1 Current	25°C	IV			± 5			±12	μA
Logic 0 Current	25°C	IV			± 5			±12	μΑ
Input Capacitance	25°C	V		3			3		pF
POWER SUPPLY ¹⁰									
Vs Current ¹¹	25°C	I		815	922		585	660	mA
V _s Current ¹²	25°C	I		640	725		465	520	mA
Vs Current ¹³	25°C	I		585	660		425	475	mA
P _{DISS} ¹¹	25°C	I		2.70	3.20		1.93	2.39	W
P _{DISS} ¹²	25°C	I		2.12	2.52		1.53	1.81	W
P _{DISS} ¹³	25°C	1		1.93	2.29		1.40	1.65	W
P _{DISS} Power-Down Mode	25°C	1		1	50		1	50	mW

¹ The reference clock inputs are configured to accept a 1 V p-p (typical) dc offset square or sine waves centered at one-half the applied V_{DD} or a 3 V TTL-level pulse input.

² An internal 400 mV p-p differential voltage swing equates to 200 mV p-p applied to both REFCLK input pins. ³ Pipeline delays of each individual block are fixed; however, if the first eight MSBs of a tuning word are all 0s, the delay appears longer. This is due to insufficient phase accumulation per a system clock period to produce enough LSB amplitude to the D/A converter.

⁴ If a feature such as inverse sinc, which has 16 pipeline delays, can be bypassed, the total delay is reduced by that amount.

⁵ The I/O UD CLK transfers data from the I/O port buffers to the programming registers. This transfer is measured in system clocks.

⁶ A change in duty cycle from 1 MHz to 100 MHz with 1 V p-p sine wave input and 0.5 V threshold.

⁷ Represents the comparator's inherent cycle-to-cycle jitter contribution. The input signal is a 1 V, 40 MHz square wave, and the measurement device is a Wavecrest DTS-2075.

⁸ Comparator input originates from analog output section via external 7-pole elliptic low-pass filter. Single-ended input, 0.5 V p-p. Comparator output terminated in 50 Ω. ⁹ Avoid overdriving digital inputs. (Refer to equivalent circuits in Figure 3.)

¹⁰ If all device functions are enabled, it is not recommended to simultaneously operate the device at the maximum ambient temperature of 85°C and at the maximum internal clock frequency. This configuration may result in violating the maximum die junction temperature of 150°C. Refer to the Power Dissipation and Thermal Considerations section for derating and thermal management information.

¹¹ All functions engaged.

¹² All functions except inverse sinc engaged.

¹³ All functions except inverse sinc and digital multipliers engaged.

ABSOLUTE MAXIMUM RATINGS

Table 2.

1 4010 2.	
Parameter	Rating
Maximum Junction Temperature	150°C
Vs	4 V
Digital Inputs	-0.7 V to +Vs
Digital Output Current	5 mA
Storage Temperature	–65°C to +150°C
Operating Temperature	-40°C to +85°C
Lead Temperature (Soldering, 10 sec)	300°C
Maximum Clock Frequency (ASVZ)	300 MHz
Maximum Clock Frequency (ASTZ)	200 MHz

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

THERMAL RESISTANCE

The heat sink of the AD9852ASVZ 80-lead TQFP package must be soldered to the PCB.

Table 3.

Thermal Characteristic	TQFP	LQFP
θ_{JA} (0 m/sec airflow) ^{1, 2, 3}	16.2°C/W	38°C/W
θ_{JMA} (1.0 m/sec airflow) ^{2, 3, 4, 5}	13.7°C/W	
θ_{JMA} (2.5 m/sec airflow) ^{2, 3, 4, 5}	12.8°C/W	
$\Psi_{\pi^{1,2}}$	0.3°C/W	
θ _{JC} ^{6, 7}	2.0°C/W	

¹ Per JEDEC JESD51-2 (heat sink soldered to PCB).

² 2S2P JEDEC test board.

 3 Values of θ_{JA} are provided for package comparison and PCB design considerations.

⁴ Per JEDEC JESD51-6 (heat sink soldered to PCB).

⁵ Airflow increases heat dissipation, effectively reducing θ_{JA} . Furthermore, the more metal that is directly in contact with the package leads from metal traces through holes, ground, and power planes, the more θ_{JA} is reduced. ⁶ Per MIL-Std 883, Method 1012.1.

 7 Values of θ_{JC} are provided for package comparison and PCB design considerations when an external heat sink is required.

To determine the junction temperature on the application PCB use the following equation:

 $T_J = T_{case} + (\Psi_{JT} \times PD)$

where:

 T_{I} is the junction temperature expressed in degrees Celsius. T_{case} is the case temperature expressed in degrees Celsius, as measured by the user at the top center of the package. $\Psi_{TT} = 0.3^{\circ}$ C/W.

PD is the power dissipation (PD); see the Power Dissipation and Thermal Considerations section for the method to calculate PD.

EXPLANATION OF TEST LEVELS

Table 4. Test Level Description 100% production tested. L Ш Sample tested only. IV Parameter is guaranteed by design and characterization testing. V Parameter is a typical value only. VI Devices are 100% production tested at 25°C and guaranteed by design and characterization testing for industrial operating temperature range.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS





Table 5. Pin Function Descriptions

Pin Number	Mnemonic	Description
1 to 8	D7 to D0	8-Bit Bidirectional Parallel Programming Data Inputs. Used only in parallel programming mode.
9, 10, 23, 24, 25, 73, 74, 79, 80	DVDD	Connections for the Digital Circuitry Supply Voltage. Nominally 3.3 V more positive than AGND and DGND.
11, 12, 26, 27, 28, 72, 75 to 78	DGND	Connections for Digital Circuitry Ground Return. Same potential as AGND.
13, 35, 57, 58, 63	NC	No Internal Connection.
14 to 16	A5 to A3	Parallel Address Inputs for Program Registers (Part of 6-Bit Parallel Address Inputs for Program Register, A5:A0). Used only in parallel programming mode.
17	A2/IO RESET	Parallel Address Input for Program Registers (Part of 6-Bit Parallel Address Inputs for Program Register, A5:A0)/IO Reset. A2 is used only in parallel programming mode. IO RESET is used when the serial programming mode is selected, allowing an IO RESET of the serial communication bus that is unresponsive due to improper programming protocol. Resetting the serial bus in this manner does not affect previous programming, nor does it invoke the default programming values seen in Table 9. Active high.
18	A1/SDO	Parallel Address Input for Program Registers (Part of 6-Bit Parallel Address Inputs for Program Register, A5:A0)/Unidirectional Serial Data Output. A1 is used only in parallel programming mode. SDO is used in 3-wire serial communication mode when the serial programming mode is selected.

Pin Number	Mnemonic	Description
19	A0/SDIO	Parallel Address Input for Program Registers (Part of 6-Bit Parallel Address Inputs for Program Register, A5:A0)/Bidirectional Serial Data Input/Output. A0 is used only in parallel programming mode. SDIO is used in 2-wire serial communication mode.
20	I/O UD CLK	Bidirectional I/O Update Clock. Direction is selected in control register. If selected as an input, a rising edge transfers the contents of the I/O port buffers to the programming registers. If I/O UD CLK is selected as an output (default), an output pulse (low to high) with a duration of eight system clock cycles indicates that an internal frequency update has occurred.
21	WR/SCLK	Write Parallel Data to I/O Port Buffers. Shared function with SCLK. Serial clock signal associated with the serial programming bus. Data is registered on the rising edge. This pin is shared with WR when the parallel mode is selected. The mode is dependent on Pin 70 (S/P SELECT).
22	RD/CS	Read Parallel Data from Programming Registers. Shared function with CS. Chip select signal associated with the serial programming bus. Active low. This pin is shared with RD when the parallel mode is selected.
29	FSK/BPSK/HOLD	Multifunction Pin. Functions according to the mode of operation selected in the programming control register. If in the FSK mode, logic low selects F1 and logic high selects F2. If in the BPSK mode, logic low selects Phase 1 and logic high selects Phase 2. In chirp mode, logic high engages the hold function, causing the frequency accumulator to halt at its current location. To resume or commence chirp, logic low is asserted.
30	ОЅК	Output Shaped Keying. Must first be selected in the programming control register to function. A logic high causes the cosine DAC outputs to ramp up from zero-scale to full-scale amplitude at a preprogrammed rate. Logic low causes the full-scale output to ramp down to zero scale at the preprogrammed rate.
31, 32, 37, 38, 44, 50, 54, 60, 65	AVDD	Connections for the Analog Circuitry Supply Voltage. Nominally 3.3 V more positive than AGND and DGND.
33, 34, 39, 40, 41, 45, 46, 47, 53, 59, 62, 66, 67	AGND	Connections for Analog Circuitry Ground Return. Same potential as DGND.
36	VOUT	Noninverted Output of the Internal High Speed Comparator. Designed to drive 10 dBm to 50 Ω loads as well as standard CMOS logic levels.
42	VINP	Voltage Input Positive. The noninverting input of the internal high speed comparator.
43	VINN	Voltage Input Negative. The inverting input of the internal high speed comparator.
48	IOUT1	Unipolar Current Output of the Cosine DAC (refer to Figure 3).
49	IOUT1	Complementary Unipolar Current Output of the Cosine DAC.
51	IOUT2	Complementary Unipolar Current Output of the Control DAC.
52	IOUT2	Unipolar Current Output of the Control DAC.
55	DACBP	Common Bypass Capacitor Connection for Both DACs. A 0.01 µF chip capacitor from this pin to AVDD improves harmonic distortion and SFDR slightly. No connect is permissible, but results in a slight degradation in SFDR.
56	DAC RSET	Common Connection for Both DACs. Used to set the full-scale output current. $R_{SET} = 39.9/I_{OUT}$. Normal R_{SET} range is from 8 k Ω (5 mA) to 2 k Ω (20 mA).
61	PLL FILTER	Connection for the External Zero-Compensation Network of the REFCLK Multiplier's PLL Loop Filter. The zero-compensation network consists of a 1.3 k Ω resistor in series with a 0.01 μ F capacitor. The other side of the network should be connected to AVDD as close as possible to Pin 60. For optimum phase noise performance, the REFCLK multiplier can be bypassed by setting the bypass PLL bit in Control Register 1E hex.
64	DIFF CLK ENABLE	Differential REFCLK Enable. A high level of this pin enables the differential clock inputs, REFCLK and REFCLK (Pin 69 and Pin 68, respectively).
68	REFCLK	Complementary (180° Out of Phase) Differential Clock Signal. User should tie this pin high or low when single-ended clock mode is selected. Same signal levels as REFCLK.
69	REFCLK	Single-Ended (CMOS Logic Levels Required) Reference Clock Input or One of Two Differential Clock Signals. In differential reference clock mode, both inputs can be CMOS logic levels or have greater than 400 mV p-p square or sine waves centered about 1.6 V dc.
70	S/P SELECT	Selects between serial programming mode (logic low) and parallel programming mode (logic high).
71	MASTER RESET	Initializes the serial/parallel programming bus to prepare for user programming, and sets programming registers to a do-nothing state defined by the default values listed in Table 9. Active on logic high. Asserting this pin is essential for proper operation upon power-up.


Data Sheet

AD9852



TYPICAL PERFORMANCE CHARACTERISTICS

Figure 4 to Figure 9 indicate the wideband harmonic distortion performance of the AD9852 from 19.1 MHz to 119.1 MHz fundamental output, reference clock = 30 MHz, REFCLK multiplier = $10 \times$. Each graph is plotted from 0 MHz to 150 MHz (Nyquist).



Data Sheet

Figure 10 to Figure 15 show the trade-off in elevated noise floor, increased phase noise (PN), and discrete spurious energy when the internal REFCLK multiplier circuit is engaged. Plots with wide (1 MHz) and narrow (50 kHz) spans are shown. Compare the noise floor of Figure 11 and Figure 12 with that of Figure 14 and Figure 15. The improvement seen in Figure 11 and Figure 12 is a direct result of sampling the fundamental at a higher rate. Sampling at a higher rate spreads the quantization noise of the DAC over a wider bandwidth, which effectively lowers the noise floor.




Figure 12. Narrow-Band SFDR, 39.1 MHz, 50 kHz BW, 100 MHz REFCLK with REFCLK Multiplier Bypassed

5kHz/

-100

CENTER 39.1MHz




Figure 13. Narrow-Band SFDR, 39.1 MHz, 1 MHz BW, 30 MHz REFCLK with REFCLK Multiplier = 10×




Figure 14. Narrow-Band SFDR, 39.1 MHz, 50 kHz BW, 30 MHz REFCLK with REFCLK Multiplier = 10×







Figure 15. Narrow-Band SFDR, 39.1 MHz, 50 kHz BW, 10 MHz REFCLK with REFCLK Multiplier = 10×


SPAN 50kHz

Figure 18 and Figure 19 show the residual phase noise performance of the AD9852 when operating with a 300 MHz reference clock with the REFCLK multiplier bypassed vs. a 30 MHz reference clock with the REFCLK multiplier enabled at $10\times$.












Figure 18. Residual Phase Noise, 300 MHz REFCLK with REFCLK Multiplier Bypassed




Figure 19. Residual Phase Noise, 30 MHz REFCLK with REFCLK Multiplier = 10×




Figure 20. SFDR vs. DAC Current, 59.1 Aout, 300 MHz REFCLK with REFCLK Multiplier Bypassed




Figure 21. Supply Current vs. Output Frequency (Variation Is Minimal, Expressed as a Percentage, and Heavily Dependent on Tuning Word)




Figure 22. Typical Comparator Output Jitter, 40 MHz A_{OUT}, 300 MHz REFCLK with REFCLK Multiplier Bypassed




Figure 23. Comparator Rise/Fall Times





Figure 24. Comparator Toggle Voltage Requirement

TYPICAL APPLICATIONS








Figure 26. Chip Rate Generator in Spread Spectrum Application




Figure 27. Using an Aliased Image to Generate a High Frequency




Figure 28. Programmable Fractional Divide-by-N Synthesizer




Figure 29. Agile High Frequency Synthesizer




Figure 30. Differential Output Connection for Reduction of Common-Mode Signals




Figure 31. Frequency Agile Clock Generator Applications for the AD9852

MODES OF OPERATION

There are five programmable modes of operation of the AD9852. Selecting a mode requires that three bits in the control register (Parallel Address 1F hex) be programmed as shown in Table 6.

Table 6. Mode Selection Table

Mode 2	Mode 1	Mode 0	Result			
0	0	0	Single tone			
0	0	1	FSK			
0	1	0	Ramped FSK			
0	1	1	Chirp			
1	0	0	BPSK			

In each mode, engaging certain functions may be prohibited. Table 7 lists some important functions and their availability for each mode.

SINGLE TONE (MODE 000)

When the MASTER RESET pin is asserted, single-tone mode becomes the default. The user can also access this mode by programming it into the control register. The phase accumulator, responsible for generating an output frequency, is presented with a 48-bit value from the Frequency Tuning Word 1 registers with default values of 0. Default values from the remaining applicable registers further define the single-tone output signal qualities.

The default values after a master reset configures the device with an output signal of 0 Hz and zero phase. Upon power-up and reset, the output from both DACs is a dc value equal to the midscale output current. This is the default mode amplitude setting of 0. Refer to the On/Off Output Shaped Keying (OSK) section for further explanation of the output amplitude control. It is necessary to program all or some of the 28 program registers to produce a user-defined output signal. Figure 32 shows the transition from the default condition (0 Hz) to a user-defined output frequency (F1). As with all Analog Devices DDS devices, the value of the frequency tuning word is determined using the following equation:

 $FTW = (Desired Output Frequency \times 2^{N})/SYSCLK$

where:

N is the phase accumulator resolution (48 bits in this instance). *Desired Output Frequency* is expressed in hertz. *FTW* (frequency tuning word) is a decimal number.

After a decimal number has been calculated, it must be rounded to an integer and then converted to binary format—a series of 48 binary-weighted 1s and 0s. The fundamental sine wave DAC output frequency range is from dc to one-half SYSCLK.

Changes in frequency are phase continuous; therefore, the first sampled phase value of the new frequency is referenced from the time of the last sampled phase value of the previous frequency.

The 14-bit phase register adjusts the cosine DAC's output phase.

The single-tone mode allows the user to control the following signal qualities:

- Output frequency to 48-bit accuracy
- Output amplitude to 12-bit accuracy
 - Fixed, user-defined amplitude control
 - Variable, programmable amplitude control
 - Automatic, programmable, single-pin-controlled on/off output shaped keying
- Output phase to 14-bit accuracy

Furthermore, all of these qualities can be changed or modulated via the 8-bit parallel programming port at a 100 MHz parallel byte rate or at a 10 MHz serial rate. Incorporating this attribute permits FM, AM, PM, FSK, PSK, and ASK operation in the single-tone mode.




Figure 32. Default State to User-Defined Output Transition

 Table 7. Function Availability vs. Mode of Operation




Figure 33. Unramped (Traditional) FSK Mode

UNRAMPED FSK (MODE 001)

When this mode is selected, the output frequency of the DDS is a function of the values loaded into Frequency Tuning Word Register 1 and Frequency Tuning Word Register 2 and the logic level of Pin 29 (FSK/BPSK/HOLD). A logic low on Pin 29 chooses F1 (Frequency Tuning Word 1, Parallel Address 4 hex to Parallel Address 9 hex), and a logic high chooses F2 (Frequency Tuning Word 2, Parallel Register Address A hex to Parallel Register Address F hex). Changes in frequency are phase continuous and are internally coincident with the FSK data pin (Pin 29); however, there is deterministic pipeline delay between the FSK data signal and the DAC output (see Table 1).


The unramped FSK mode (see Figure 33) is representative of traditional FSK, radio teletype (RTTY), or teletype (TTY) transmission of digital data. FSK is a very reliable means of digital communication; however, it makes inefficient use of the bandwidth in the RF spectrum. Ramped FSK, shown in Figure 34, is a method of conserving the bandwidth.

RAMPED FSK (MODE 010)

In this method of FSK, changes from F1 to F2 are not instantaneous, but are accomplished in a frequency sweep or ramped fashion. The ramped notation implies the sweep is linear. Although linear sweeping, or frequency ramping, is easily and automatically accomplished, it is only one of many possibilities. Other frequency transition schemes can be implemented by changing the ramp rate and ramp step size at any time during operation.

Frequency ramping, whether linear or nonlinear, necessitates that many intermediate frequencies between F1 and F2 are output in addition to the primary F1 and F2 frequencies. Figure 34 and Figure 35 graphically depict the frequency vs. time characteristics of a linear ramped FSK signal.

In ramped FSK mode, the delta frequency word (DFW) is required to be programmed as a positive twos complement value. Another requirement is that the lowest frequency (F1) be programmed in the Frequency Tuning Word 1 registers.



The purpose of ramped FSK is to provide better bandwidth containment than can be achieved using traditional FSK. In ramped FSK, the instantaneous frequency changes of traditional FSK are replaced with more gradual, user-defined frequency changes. The dwell time at F1 and F2 can be equal to or much greater than the time spent at each intermediate frequency. The user controls the dwell time at F1 and F2, the number of intermediate frequencies, and the time spent at each frequency. Unlike unramped FSK, ramped FSK requires the lowest frequency to be loaded into the F1 registers and the highest frequency to be loaded into the F2 registers.

Several registers must be programmed to instruct the DDS regarding the resolution of intermediate frequency steps (48 bits) and the time spent at each step (20 bits). Furthermore, the CLR ACC1 bit in the control register should be toggled (low-high-low) prior to operation to ensure that the frequency accumulator is starting from an all 0s output condition. For piecewise, nonlinear frequency transitions, it is necessary to reprogram the registers while the frequency transition is in progress to affect the desired response.

Parallel Register Address 1A hex to Parallel Register Address 1C hex comprise the 20-bit ramp rate clock registers. This is a countdown counter that outputs a single pulse whenever the count reaches 0. The counter is activated any time a logic level change occurs on the FSK input (Pin 29). This counter is run at the system clock rate, 300 MHz maximum. The time period between each output pulse is

$$(N+1) \times System Clock Period$$

where *N* is the 20-bit ramp rate clock value programmed by the user.

The allowable range of *N* is from 1 to $(2^{20} - 1)$. The output of this counter clocks the 48-bit frequency accumulator shown in

Data Sheet

Figure 36. The ramp rate clock determines the amount of time spent at each intermediate frequency between F1 and F2.

The counter stops automatically when the destination frequency is achieved. The dwell time spent at F1 and F2 is determined by the duration that the FSK input (Pin 29) is held high or low after the destination frequency has been reached.

Parallel Register Address 10 hex to Parallel Register Address 15 hex comprise the 48-bit, twos complement delta frequency word registers. This 48-bit word is accumulated (added to the accumulator's output) every time it receives a clock pulse from the ramp rate counter. The output of this accumulator is added to or subtracted from the F1 or F2 frequency word, which is then fed into the input of the 48-bit phase accumulator that forms the numerical phase steps for the sine and cosine wave outputs. In this fashion, the output frequency is ramped up and down in frequency according to the logic state of Pin 29. This ramping rate is a function of the 20-bit ramp rate clock. When the destination frequency is achieved, the ramp rate clock is stopped, halting the frequency accumulation process.

Generally speaking, the delta frequency word is a much smaller value compared with the value of the F1 or F2 tuning word. For example, if F1 and F2 are 1 kHz apart at 13 MHz, the delta frequency word might be only 25 Hz.

Figure 39 shows that premature toggling causes the ramp to immediately reverse itself and proceed at the same rate and resolution until the original frequency is reached.

The control register contains a triangle bit at Parallel Register Address 1F hex. Setting this bit high in Mode 010 causes an automatic ramp-up and ramp-down between F1 and F2 to occur without toggling Pin 29 (shown in Figure 37). In fact, the logic state of Pin 29 has no effect once the triangle bit is set high. This function uses the ramp rate clock time period and the step size of the delta frequency word to form a continuously sweeping linear ramp from F1 to F2 and back to F1 with equal dwell times at every frequency. Use this function to automatically sweep between any two frequencies from dc to Nyquist.

In the ramped FSK mode with the triangle bit set high, an automatic frequency sweep begins at either F1 or F2, according to the logic level on Pin 29 (FSK input pin) when the triangle bit's rising edge occurs, as shown in Figure 38. If the FSK data bit is high instead of low, F2, rather than F1, is chosen as the start frequency.





Figure 36. Block Diagram of Ramped FSK Function








Figure 38. Automatic Linear Ramping Using the Triangle Bit

AD9852

Additional flexibility in the ramped FSK mode is provided by the AD9852's ability to respond to changes in the 48-bit delta frequency word and/or the 20-bit ramp rate counter at any time during the ramping from F1 to F2 or vice versa. To create these nonlinear frequency changes, it is necessary to combine several linear ramps with different slopes in a piecewise fashion. This is done by programming and executing a linear ramp at a rate or slope and then altering the slope (by changing the ramp rate clock or delta frequency word, or both). Changes in slope can be made as often as needed before the destination frequency has been reached to form the desired nonlinear frequency sweep response. These piecewise changes can be precisely timed using the 32-bit internal update clock (see the Internal and External Update Clock section).

Nonlinear ramped FSK has the appearance of the chirp function shown in Figure 41. The major difference between a ramped FSK function and a chirp function is that FSK is limited to operation between F1 and F2, whereas chirp operation has no F2 limit frequency.


Two additional control bits (CLR ACC1 and CLR ACC2) are available in the ramped FSK mode that allow more options. Setting CLR ACC1 (Register Address 1F hex) high clears the 48-bit frequency accumulator (ACC1) output with a retriggerable one-shot pulse of one system clock duration. If the CLR ACC1 bit is left high, a one-shot pulse is delivered on the rising edge of every update clock. The effect is to interrupt the current ramp, reset the frequency to the start point (F1 or F2), and then continue to ramp up (or down) at the previous rate. This occurs even when a static F1 or F2 destination frequency has been achieved.


Alternatively, the CLR ACC2 control bit (Register Address 1F hex) can be used to clear both the frequency accumulator (ACC1) and the phase accumulator (ACC2). When this bit is set high, the output of the phase accumulator results in 0 Hz output from the DDS. As long as this bit is set high, the frequency and phase accumulators are cleared, resulting in 0 Hz output. To return to previous DDS operation, CLR ACC2 must be set to logic low.


CHIRP (MODE 011)

Chirp mode is also known as pulsed FM. Most chirp systems use a linear FM sweep pattern, but the AD9852 can also support nonlinear patterns. In radar applications, use of chirp or pulsed FM allows operators to significantly reduce the output power needed to achieve the same result a single frequency radar system produces. Figure 41 represents a very low resolution nonlinear chirp that demonstrates the different slopes created by varying the time steps (ramp rate) and frequency steps (delta frequency word).

The AD9852 permits precise, internally generated linear, or externally programmed nonlinear, pulsed or continuous FM over the complete frequency range, duration, frequency resolution, and sweep direction(s). All of these options are user programmable. A block diagram of the FM chirp components is shown in Figure 40.







Basic FM Chirp Programming Steps

- Program a start frequency into Frequency Tuning Word 1 (Parallel Register Address 4 hex to Parallel Register Address 9 hex), hereafter called FTW1.
- Program the frequency step resolution into the 48-bit, twos complement delta frequency word (Parallel Register Address 10 hex to Parallel Register Address 15 hex).
- 3. Program the rate of change (time at each frequency) into the 20-bit ramp rate clock (Parallel Register Address 1A hex to Parallel Register Address 1C hex).

When programming is complete, an I/O update pulse at Pin 20 engages the program commands.

The necessity for a twos complement delta frequency word is to define the direction in which the FM chirp moves. If the 48-bit delta frequency word is negative (MSB is high), the incremental frequency changes are in a negative direction from FTW1. If the 48-bit word is positive (MSB is low), the incremental frequency changes are in a positive direction from FTW1.

It is important to note that FTW1 is only a starting point for FM chirp. There is no built-in restraint requiring a return to FTW1. Once the FM chirp begins, it is free to move (under program control) within the Nyquist bandwidth (dc to one-half the system clock). However, instant return to FTW1 can be easily achieved.

Two control bits (CLR ACC1 and CLR ACC2) are available in the FM chirp mode that allow the device to return to the beginning frequency, FTW1, or to 0 Hz. When the CLR ACC1 bit (Register Address 1F hex) is set high, the 48-bit frequency accumulator (ACC1) output is cleared with a retriggerable one-shot pulse of one system clock duration. The 48-bit delta frequency word input to the accumulator is unaffected by the CLR ACC1 bit. If the CLR ACC1 bit is held high, a one-shot pulse is delivered to the frequency accumulator (ACC1) on every rising edge of the I/O update clock. The effect is to interrupt the current chirp, reset the frequency to that programmed rate and direction. Figure 42 shows clearing of the frequency accumulator output in chirp mode. Shown in the diagram is the I/O update clock, which is either user

supplied or internally generated. See the Internal and External Update Clock section for a discussion of the I/O update.

Alternatively, the CLR ACC2 control bit (Register Address 1F hex) is available to clear both the frequency accumulator (ACC1) and the phase accumulator (ACC2). When this bit is set high, the output of the phase accumulator results in 0 Hz output from the DDS. As long as this bit is set high, the frequency and phase accumulators are cleared, resulting in 0 Hz output. To return to the previous DDS operation, CLR ACC2 must be set to logic low. This bit is useful for generating pulsed FM.

Figure 43 graphically illustrates the effect of the CLR ACC2 bit on the DDS output frequency. Reprogramming the registers while the CLR ACC2 bit is high allows a new FTW1 frequency and slope to be loaded. Another function only available in the chirp mode is the HOLD pin (Pin 29). This function stops the clock signal to the ramp rate counter, thereby halting any further clocking pulses to the frequency accumulator, ACC1.

The effect is to halt the chirp at the frequency existing just before the HOLD pin is pulled high. When the HOLD pin is returned low, the clock resumes and chirp continues. During a hold condition, the user can change the programming registers; however, the ramp rate counter must resume operation at its previous rate until a count of 0 is obtained before a new ramp rate count can be loaded. Figure 44 illustrates the effect of the hold function on the DDS output frequency.






Figure 42. Effect of CLR ACC1 in FM Chirp Mode





The 32-bit automatic I/O update counter can be used to construct complex chirp or ramped FSK sequences. Because this internal counter is synchronized with the AD9852 system clock, it allows precisely timed program changes to be invoked. For such changes, the user need only reprogram the desired registers before the automatic I/O update clock is generated.

In chirp mode, the destination frequency is not directly specified. If the user fails to control the chirp, the DDS automatically confines itself to the frequency range between dc and Nyquist. Unless terminated by the user, the chirp continues until power is removed. When the chirp destination frequency is reached, the user can choose any of the following actions:

- Stop at the destination frequency either by using the HOLD pin or by loading all 0s into the delta frequency word registers of the frequency accumulator (ACC1).
- Use the HOLD pin function to stop the chirp, and then ramp down the output amplitude either by using the digital multiplier stages and the output shaped keying pin (Pin 30) or by using the program register control (Address 21 hex to Address 24 hex).
- Abruptly end the transmission with the CLR ACC2 bit.

- Continue chirp by reversing the direction and returning to the previous or another destination frequency in a linear or user-directed manner. If this involves reducing the frequency, a negative 48-bit delta frequency word (the MSB is set to 1) must be loaded into Register 10 hex to Register 15 hex. Any decreasing frequency step of the delta frequency word requires the MSB to be set to logic high.
- Continue chirp by immediately returning to the beginning frequency (F1) in a sawtooth fashion, and then repeating the previous chirp process. In this case, an automatic repeating chirp can be set up by using the 32-bit update clock to issue the CLR ACC1 command at precise time intervals. Adjusting the timing intervals or changing the delta frequency word changes the chirp range. It is incumbent upon the user to balance the chirp duration and frequency resolution to achieve the proper frequency range.


BPSK (MODE 100)

Binary, biphase, or bipolar phase shift keying is a means to rapidly select between two preprogrammed 14-bit output phase offsets. The logic state of BPSK (Pin 29) controls the selection of Phase Adjust Register 1 or Phase Adjust Register 2. When low, BPSK selects Phase Adjust Register 1; when high, it selects Phase Adjust Register 2. Figure 45 illustrates phase changes made to four cycles of an output carrier.

Basic BPSK Programming Steps

- 1. Program a carrier frequency into Frequency Tuning Word 1.
- 2. Program the appropriate 14-bit phase words into Phase Adjust Register 1 and Phase Adjust Register 2.
- 3. Attach the BPSK data source to Pin 29.
- 4. Activate the I/O update clock when ready.

If higher-order PSK modulation is desired, the user can select single-tone mode and program Phase Adjust Register 1 using the serial or high speed parallel programming bus.



USING THE AD9852 INTERNAL AND EXTERNAL UPDATE CLOCK

The update clock function is composed of a bidirectional I/O pin (Pin 20) and a programmable 32-bit down-counter. In order for programming changes to be transferred from the I/O buffer registers to the active core of the DDS, a clock signal (low-to-high edge) must be externally supplied to Pin 20 or internally generated by the 32-bit update clock.

When the user provides an external update clock, it is internally synchronized with the system clock to prevent partial transfer of program register information due to violation of data setup or hold times. This mode provides the user with complete control of when updated program information becomes effective. The default mode for the update clock is internal (internal/external update clock control register bit is logic high). To switch to external update clock mode, the internal/external update clock control register bit must be set to logic low. The internal update mode generates automatic, periodic update pulses at intervals set by the user.

An internally generated update clock can be established by programming the 32-bit update clock registers (Address 16 hex to Address 19 hex) and setting the internal/external update clock control register bit (Address 1F hex) to logic high. The update clock countdown counter function operates at half the rate of the system clock (150 MHz maximum) and counts down from a 32-bit binary value (programmed by the user). When the count reaches 0, an automatic I/O update of the DDS output or the DDS functions is generated. The update clock is internally and externally routed to Pin 20 to allow users to synchronize the programming of update information with the update clock rate. The time between update pulses is given as

 $(N + 1)(System Clock Period \times 2)$

where *N* is the 32-bit value programmed by the user, and the allowable range of *N* is from 1 to $(2^{32} - 1)$.

The internally generated update pulse output on Pin 20 has a fixed high time of eight system clock cycles.

Programming the update clock register for values less than 5 causes the I/O UD CLK pin to remain high. Although the update clock can still function in this state, it cannot be used to indicate when data is transferring. This is an effect of the minimum high pulse time when I/O UD CLK functions as an output.

ON/OFF OUTPUT SHAPED KEYING (OSK)

The on/off OSK feature allows the user to control the amplitude vs. time slope of the cosine DAC output signal. This function is used in burst transmissions of digital data to reduce the adverse spectral impact of short, abrupt bursts of data. Users must first enable the digital multiplier by setting the OSK EN bit (Control Register Address 20 hex) to logic high in the control register. Otherwise, if the OSK EN bit is set low, the digital multiplier responsible for amplitude control is bypassed, and the cosine DAC output is set to full-scale amplitude.

In addition to setting the OSK EN bit, a second control bit, OSK INT (also at Address 20 hex), must be set to logic high. Logic high selects the linear internal control of the output ramp-up or rampdown function. A logic low in the OSK INT bit switches control of the digital multiplier to a user-programmable 12-bit register, allowing users to dynamically shape the amplitude transition in practically any fashion. The 12-bit register, labeled output shape key, is located at Address 21 hex to Address 22 hex, as indicated in Table 9. The maximum output amplitude is a function of the R_{SET} resistor and is not programmable when OSK INT is enabled.




Figure 46. On/Off Output Shaped Keying

The transition time from zero scale to full scale must also be programmed. The transition time is a function of two fixed elements and one variable. The variable element is the programmable 8-bit ramp rate counter. This is a countdown counter that is clocked at the system clock rate (300 MHz maximum) and generates one pulse whenever the counter reaches 0. This pulse is routed to a 12-bit counter that increments with each pulse received. The outputs of the 12-bit counter are connected to the 12-bit digital multiplier. When the digital multiplier has a value of all 0s at its inputs, the input signal is multiplied by 0, producing zero scale. When the multiplier has a value of all 1s, the input signal is multiplied by a value of 4095 or 4096, producing nearly full scale. There are 4094 remaining fractional multiplier values that produce output amplitudes scaled according to their binary values.

The two fixed elements of the transition time are the period of the system clock (which drives the ramp rate counter) and the number of amplitude steps (4096). For example, if the system clock of the AD9852 is 100 MHz (10 ns period) and the ramp rate counter is programmed for a minimum count of 3, two system clock periods are required: one rising edge loads the countdown value, and the next edge decrements the counter from 3 to 2. If the countdown value is less than 3, the ramp rate counter stalls and therefore produces a constant scaling value to the digital multiplier. This stall condition may have an application for the user.

The relationship of the 8-bit countdown value to the time between output pulses is given as

 $(N + 1) \times System Clock Period$

where N is the 8-bit countdown value.

A total of 4096 output pulses is required to advance the 12-bit up-counter from zero scale to full scale. Therefore, the minimum output shaped keying ramp time for a 100 MHz system clock is

$$4096 \times 4 \times 10 \text{ ns} \approx 164 \text{ }\mu\text{s}$$

The maximum ramp time is

 $4096 \times 256 \times 10$ ns ≈ 10.5 ms

Finally, by changing the logic state of Pin 30, output shaped keying automatically performs the programmed output envelope functions when OSK INT is high. A logic high on Pin 30 causes the outputs to linearly ramp up to full-scale amplitude and hold until the logic level is changed to low, causing the outputs to ramp down to zero scale.




Figure 47. Block Diagram of the Digital Multiplier Section Responsible for the Output Shaped Keying Function


COSINE DAC

The cosine output of the DDS drives the cosine DAC (300 MSPS maximum). Its maximum output amplitude is set by the DAC R_{SET} resistor at Pin 56. This is a current-output DAC with a full-scale maximum output of 20 mA; however, a nominal 10 mA output current provides best SFDR performance. The value of R_{SET} is 39.93/IoUT, where IOUT is expressed in amps. DAC output compliance specifications limit the maximum voltage developed at the outputs to -0.5 V to +1 V. Voltages developed beyond this limitation cause excessive DAC distortion and possibly permanent damage. The user must choose a proper load impedance to limit the output voltage swing to the compliance limits. Both DAC outputs should be terminated equally for best SFDR, especially at higher output frequencies, where harmonic distortion errors are more prominent.

The cosine DAC is preceded by an inverse $\sin(x)/x$ filter (also called an inverse sinc filter) that precompensates for DAC output amplitude variations over frequency to achieve flat amplitude response from dc to Nyquist. This DAC can be powered down when not needed by setting the DAC PD bit high (Address 1D hex of the control register). Cosine DAC outputs are designated as IOUT1 (Pin 48) and IOUT1 (Pin 49).

CONTROL DAC

The control DAC output can provide dc control levels to external circuitry, generate ac signals, or enable duty cycle control of the on-board comparator. The input to the control DAC is configured to accept twos complement data supplied by the user. Data is channeled through the serial or parallel interface to the 12-bit control DAC register (Address 26 hex and Address 27 hex) at a maximum data rate of 100 MHz. This DAC is clocked at the system clock, 300 MSPS (maximum), and has the same maximum output current capability as that of the cosine DAC. The single R_{SET} resistor on the AD9852 sets the full-scale output current for both DACs. When not needed, the control DAC can be powered down separately to conserve power by setting the control DAC power-down bit high (Address 1D hex). Control DAC outputs are designated as IOUT2 (Pin 52) and IOUT2 (Pin 51).



INVERSE SINC FUNCTION

This filter precompensates input data to the cosine DAC for the sin(x)/x roll-off characteristic inherent in the DAC's output spectrum. This allows wide bandwidth signals, such as QPSK, to be output from the DAC without appreciable amplitude variations as a function of frequency. The inverse sinc function can be bypassed to significantly reduce power consumption, especially at higher clock speeds.

Inverse sinc is engaged by default and is bypassed by bringing the bypass inverse sinc bit high in Control Register 20 hex, as noted in Table 9.

REFCLK MULTIPLIER

The REFCLK multiplier is a programmable PLL-based reference clock multiplier that allows the user to select an integer clock multiplying value over the range of $4 \times to 20 \times$. Use of this function allows users to input as little as 15 MHz at the REFCLK input to produce a 300 MHz internal system clock. Five bits in Control Register 1E hex set the multiplier value, as described in Table 8.

The REFCLK multiplier function can be bypassed to allow direct clocking of the AD9852 from an external clock source. The system clock for the AD9852 is either the output of the REFCLK multiplier (if it is engaged) or the REFCLK inputs. REFCLK can be either a single-ended or differential input by setting Pin 64 (DIFF CLK ENABLE) low or high, respectively.

PLL Range Bit

The PLL range bit selects the frequency range of the REFCLK multiplier PLL. For operation from 200 MHz to 300 MHz (internal system clock rate), the PLL range bit should be set to Logic 1. For operation below 200 MHz, set the PLL range bit to Logic 0. The PLL range bit adjusts the PLL loop parameters for optimized phase noise performance within each range.

PLL Filter

The PLL FILTER pin (Pin 61) provides the connection for the external zero-compensation network of the PLL loop filter. The zero-compensation network consists of a 1.3 k Ω resistor in series with a 0.01 μ F capacitor. The other side of the network should be connected as close as possible to Pin 60 (AVDD). For optimum phase noise performance, the clock multiplier can be bypassed by setting the bypass PLL bit in Control Register Address 1E hex.

Differential REFCLK Enable

A high level on the DIFF CLK ENABLE pin enables the differential clock inputs, REFCLK (Pin 69) and REFCLK (Pin 68). The minimum differential signal amplitude required is 400 mV p-p at the REFCLK input pins. The center point or common-mode range of the differential signal can range from 1.6 V to 1.9 V.

When Pin 64 (DIFF CLK ENABLE) is tied low, REFCLK (Pin 69) is the only active clock input. This is referred to as single-ended mode. In this mode, Pin 68 ($\overline{\text{REFCLK}}$) should be tied low or high.

HIGH SPEED COMPARATOR

The comparator is optimized for high speed and has a toggle rate greater than 300 MHz, low jitter, sensitive input, and built-in hysteresis. It also has an output level of 1 V p-p minimum into

50 Ω or CMOS logic levels into high impedance loads. The comparator can be powered down separately to conserve power. This comparator is used in clock-generator applications to square up the filtered sine wave generated by the DDS.

POWER-DOWN

The programming registers allow several individual stages to be powered down to reduce power consumption while maintaining the functionality of the desired stages. These stages are identified in the Register Layout table (Table 9) in the Address 1D hex section. Power-down is achieved by setting the specified bits to logic high. A logic low indicates that the stages are powered up.

Furthermore, and perhaps most importantly, the inverse sinc filters and the digital multiplier stages can be bypassed to achieve significant power reduction by programming the control registers in Address 20 hex. Again, logic high causes the stage to be bypassed. Of particular importance is the inverse sinc filter because this stage consumes a significant amount of power.

A full power-down occurs when all four PD bits in Control Register 1D hex are set to logic high. This reduces power consumption to approximately 10 mW (3 mA).

PROGRAMMING THE AD9852

The AD9852 Register Layout table (Table 9) contains information for programming a chip for a desired functionality. Although many applications require very little programming to configure the AD9852, some use all 12 accessible register banks. The AD9852 supports an 8-bit parallel I/O operation or an SPIcompatible serial I/O operation. All accessible registers can be written and read back in either I/O operating mode.

S/P SELECT (Pin 70) is used to configure the I/O mode. Systems that use a parallel I/O mode must connect the S/P SELECT pin to V_{DD} . Systems that operate in the serial I/O mode must tie the S/P SELECT pin to GND.

Regardless of the mode, the I/O port data is written to a buffer memory that only affects operation of the part after the contents of the buffer memory are transferred to the register banks. This transfer of information occurs synchronous to the system clock in one of two ways:

- The transfer is internally controlled at a rate programmed by the user.
- The transfer is externally controlled by the user. I/O operations can occur in the absence of REFCLK, but data cannot be moved from the buffer memory to the register bank without REFCLK. (See the Internal and External Update Clock section for details.)

MASTER RESET

The MASTER RESET pin must be held at logic high active for a minimum of 10 system clock cycles. This initializes the communication bus and loads the default values listed in Table 9.

PARALLEL I/O OPERATION

With the S/P SELECT pin tied high, the parallel I/O mode is active. The I/O port is compatible with industry-standard DSPs and microcontrollers. Six address bits, eight bidirectional data bits, and separate write/read control inputs comprise the I/O port pins.

Parallel I/O operation allows write access to each byte of any register in a single I/O operation of up to one per 10.5 ns. Readback capability for each register is included to ease designing with the AD9852.

Reads are not guaranteed at 100 MHz, because they are intended for software debugging only.

Parallel I/O operation timing diagrams are shown in Figure 49 and Figure 50.

		Reference Multiplier					
Multiplier Value	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
4	0	0	1	0	0		
5	0	0	1	0	1		
6	0	0	1	1	0		
7	0	0	1	1	1		
8	0	1	0	0	0		
9	0	1	0	0	1		
10	0	1	0	1	0		
11	0	1	0	1	1		
12	0	1	1	0	0		
13	0	1	1	0	1		
14	0	1	1	1	0		
15	0	1	1	1	1		
16	1	0	0	0	0		
17	1	0	0	0	1		
18	1	0	0	1	0		
19	1	0	0	1	1		
20	1	0	1	0	0		

Table 8. REFCLK Multiplier Control Register Values

SERIAL PORT I/O OPERATION

With the S/P SELECT pin tied low, the serial I/O mode is active. The AD9852 serial port is a flexible, synchronous, serial communication port, allowing easy interface to many industrystandard microcontrollers and microprocessors. The serial I/O is compatible with most synchronous transfer formats, including both the Motorola 6905/11 SPI and Intel 8051 SSR protocols. The interface allows read/write access to all 12 registers that configure the AD9852 and can be configured as a single-pin I/O (SDIO) or two unidirectional pins for input and output (SDIO/SDO). Data transfers are supported in MSB- or LSBfirst format at up to 10 MHz.

When configured for serial I/O operation, most pins from the AD9852 parallel port are inactive; only some pins are used for serial I/O operation. Table 10 describes pin requirements for serial I/O operation.

When operating the device in the serial I/O mode, it is best to use the external I/O update clock mode to avoid an I/O update clock occurring during a serial communication cycle. Such an occurrence may cause incorrect programming due to a partial data transfer. Therefore, users should write to the device between I/O update clocks. To exit the default internal update mode, program the device for external update operation at power-up before starting the REFCLK signal but after a master reset. Starting the REFCLK causes this information to transfer to the register bank, forcing the device to switch to external update mode.

Table 9. Register Layout¹

Parallel	Serial		T		AD9852 Re	gister Layou	ıt	1	T	Default
Address (Hex)	Address (Hex)	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value (Hex)
00	0	Phase Adjus	t Register 1 <1	3:8> (Bits 15	5, 14 don't	care)	Phase 1			00
01		Phase Adjus	t Register 1 <7	:0>						00
02	1	Phase Adjus	t Register 2 <1	3:8> (Bits 15	5, 14 don't	care)	Phase 2			00
03		Phase Adjus	ase Adjust Register 2 <7:0>							00
04	2	Frequency T	requency Tuning Word 1 <47:40> Frequency 1							00
05		Frequency T	uning Word 1	<39:32>						00
06			uning Word 1							00
07			uning Word 1							00
08			uning Word 1							00
09			uning Word 1							00
0A	3		uning Word 2				Frequency 2			00
0B			uning Word 2							00
0C			uning Word 2							00
0D			uning Word 2							00
0E			uning Word 2							00
0F			uning Word 2							00
10		-	ncy word <47							00
11			ncy word <39							00
12		-	ncy word <31							00
13			ncy word <23							00
14		-	ncy word <15							00
15		Delta freque	ncy word <7:0	>						00
16	5	Update cloc								00
17		Update cloc								00
18		Update cloc								00
19		Update cloc	k <7:0>							00
1A	6	Ramp rate c	ock <19:16> (l	Bits 23, 22, 2	1, 20, don'	t care)				00
1B		Ramp rate c	ock <15:8>							00
1C		Ramp rate c	ock <7:0>							00
1D	7	Don't care CR [31]	Don't care	Don't care	Comp PD	Reserved, always low	Control DAC PD	DAC PD	DIG PD	10
1E		Don't care	PLL range	Bypass PLL	Ref Mult 4	Ref Mult 3	Ref Mult 2	Ref Mult 1	Ref Mult 0	64
1F		CLR ACC1	CLR ACC2	Triangle	Don't care	Mode 2	Mode 1	Mode 0	Int/Ext update clock	01
20		Don't care	Bypass inv sinc	OSK EN	OSK INT	Don't care	Don't care	LSB first	SDO active CR [0]	20
21	8		ed keying mu			14, 13, 12 do	n't care)			00
22		Output shap	ed keying mu	ltiplier <7:0:	>					00
23	9	Don't care								00
24		Don't care						00		
25	A	Output shap	ed keying ramp	o rate <7:0>						80
26	В	Control DAC	<11:8> (Bits 1	5, 14, 13, 12	don't care)				00
27	1		<7:0> (Data is				t format)			00

¹ The shaded sections comprise the control register.




Figure 50. Parallel Port Write Timing Diagram

Table 10. Serial I/O Pin Requirements

Pin Number	Mnemonic	Serial I/O Description
1 to 8	D [7:0]	The parallel data pins are not active; tie these pins to VDD or GND.
14 to 16	A [5:3]	The A5, A4, and A3 parallel address pins are not active; tie these pins to VDD or GND.
17	A2/IO RESET	IO RESET.
18	A1/SDO	SDO.
19	A0/SDIO	SDIO.
20	I/O UD CLK	Update Clock. Same functionality for serial mode as parallel mode.
21	WR/SCLK	SCLK.
22	RD/CS	CS—Chip Select.

GENERAL OPERATION OF THE SERIAL INTERFACE

There are two phases of a serial communication cycle with the AD9852. Phase 1 is the instruction cycle, which is the writing of an instruction byte into the AD9852 coincident with the first eight SCLK rising edges. The instruction byte provides the AD9852 serial port controller with information regarding the data transfer cycle, which is Phase 2 of the communication cycle. The Phase 1 instruction byte defines whether the next data transfer is a read or write and the register address to be acted upon.


The first eight SCLK rising edges of each communication cycle are used to write the instruction byte into the AD9852. The remaining SCLK edges are for Phase 2 of the communication cycle. Phase 2 is the actual data transfer between the AD9852 and the system controller. The number of data bytes transferred during Phase 2 of the communication cycle is a function of the register address. The AD9852 internal serial I/O controller expects every byte of the register being accessed to be transferred. Table 11 describes how many bytes must be transferred.

	D		DID	
Table 11.	Register	Address vs.	Data By	ytes Transferred

Serial Register Address	Register Name	Number of Bytes Transferred
0	Phase Offset Tuning Word Register 1	2
1	Phase Offset Tuning Word Register 2	2
2	Frequency Tuning Word 1	6
3	Frequency Tuning Word 2	6
4	Delta frequency register	6
5	Update clock rate register	4
6	Ramp rate clock register	3
7	Control register	4
8	Digital multiplier register	2
Α	On/off output shaped keying ramp	1
	rate register	
В	Control DAC register	2

At the completion of a communication cycle, the AD9852 serial port controller expects the subsequent eight rising SCLK edges to be the instruction byte of the next communication cycle. In addition, an active high input on the IO RESET pin immediately terminates the current communication cycle. After IO RESET returns low, the AD9852 serial port controller requires the subsequent eight rising SCLK edges to be the instruction byte of the next communication cycle. All data input to the AD9852 is registered on the rising edge of SCLK, and all data is driven out of the AD9852 on the falling edge of SCLK.

Figure 51 and Figure 52 are useful in understanding the general operation of the AD9852 serial port.






Figure 52. Using SDIO as an Input and SDO as an Output

INSTRUCTION BYTE

The instruction byte contains the following information:

MSB							
D7	D6	D5	D4	D3	D2	D1	D0
R/W	Х	Х	Х	A3	A2	A1	A0

R/W—Bit 7 of the instruction byte determines whether a read or write data transfer occurs following the instruction byte. Logic high indicates that a read operation will occur. Logic 0 indicates that a write operation will occur.

Bit 6, Bit 5, and Bit 4 of the instruction byte are dummy bits (don't care).

A3, A2, A1, A0—Bit 3, Bit 2, Bit 1, and Bit 0 of the instruction byte determine which register is accessed during the data transfer portion of the communication cycle (see Table 9 for register address details).

SERIAL INTERFACE PORT PIN DESCRIPTIONS

Table 12.

Pin	Description
SCLK	Serial Clock (Pin 21). The serial clock pin is used to synchronize data to and from the AD9852 and to run the internal state machines. The SCLK maximum frequency is 10 MHz.
<u>CS</u>	Chip Select (Pin 22). Active low input that allows more than one device on the same serial communication line. The SDO and SDIO pins go to a high impedance state when this input is high. If this pin is driven high during a communication cycle, the cycle is suspended until CS is reactivated low. The chip select pin can be tied low in systems that maintain control of SCLK.
SDIO	Serial Data I/O (Pin 19). Data is always written to the AD9852 on this pin. However, this pin can be used as a bidirectional data line. The configuration of this pin is controlled by Bit 0 of Register Address 20 hex. The default is Logic 0, which configures the SDIO pin as bidirectional.
SDO	Serial Data Out (Pin 18). Data is read from this pin for protocols that use separate lines for transmitting and receiving data. In the case where the AD9852 operates in a single bidirectional I/O mode, this pin does not output data and is set to a high impedance state.
IO RESET	Synchronize I/O Port (Pin 17). Synchronizes the I/O port state machines without affecting the contents of the addressable registers. An active high input on the IO RESET pin causes the current communication cycle to terminate. After the IO RESET pin returns low (Logic 0), another communication cycle can begin, starting with the instruction byte.

Notes on Serial Port Operation

The AD9852 serial port configuration bits reside in Bit 1 and Bit 0 of Register Address 20 hex. The configuration changes immediately upon a valid I/O update. For multibyte transfers, writing to this register can occur during the middle of a communication cycle. Care must be taken to compensate for this new configuration during the remainder of the current communication cycle.

The system must maintain synchronization with the AD9852; otherwise, the internal control logic is not able to recognize further instructions. For example, if the system sends the instruction to write a 2-byte register and then pulses the SCLK pin for a 3-byte register (24 additional SCLK rising edges), communication synchronization is lost. In this case, the first 16 SCLK rising edges after the instruction cycle properly write the first two data bytes into the AD9852, but the subsequent eight rising SCLK edges are interpreted as the next instruction byte, not the final byte of the previous communication cycle.

In cases where synchronization is lost between the system and the AD9852, the IO RESET pin provides a means to re-establish synchronization without reinitializing the entire chip. Asserting the IO RESET pin (active high) resets the AD9852 serial port state machine, terminating the current I/O operation and forcing the device into a state in which the next eight SCLK rising edges are understood to be an instruction byte. The IO RESET pin must be deasserted (low) before the next instruction byte write can begin. Any information written to the AD9852 registers during a valid communication cycle prior to loss of synchronization remains intact.

MSB/LSB TRANSFERS

The AD9852 serial port can support both MSB- and LSB-first data formats. This functionality is controlled by Bit 1 of Serial Bank 20 hex. When this bit is set active high, the AD9852 serial port is in LSB-first format. This bit defaults low, to the MSB-first format. The instruction byte must be written in the format indicated by Bit 1 of Serial Register Bank 20 hex. Therefore, if the AD9852 is in LSB-first mode, the instruction byte must be written from LSB to MSB.




Figure 54. Timing Diagram for Read from AD9852

CONTROL REGISTER DESCRIPTIONS

The control register is located at Address 1D hex to Address 20 hex (shown in the shaded portion of Table 9). It is composed of 32 bits. Bit 31 is located at the top left position, and Bit 0 is located in the lower right position of the shaded area of Table 9. The register has been subdivided into bits to make it easier to locate the information associated with specific control categories.

Bit	Description				
CR [31:29]	Open.				
CR [28]	The comparator power-down bit. When this bit is set to Logic 1, it indicates to the comparator that a power-down mode is active. This bit is an output of the digital section and is an input to the analog section.				
CR [27]	Must always be written to Logic 0. Writing this bit to Logic 1 causes the AD9852 to stop functioning until a master reset is applied.				
CR [26]	The control DAC power-down bit. When this bit is set to Logic 1, it indicates to the control DAC that power-down mode is active.				
CR [25]	The full DAC power-down bit. When this bit is set to Logic 1, it indicates to both the cosine and control DACs, as well as the reference, that a power-down mode is active.				
CR [24]	The digital power-down bit. When this bit is set to Logic 1, it indicates to the digital section that a power-down mode is active. Within the digital section, the clocks are forced to dc, effectively powering down the digital section. The PLL still accepts the REFCLK signal and continues to output the higher frequency.				
CR [23]	Reserved. Write to 0.				
CR [22]	The PLL range bit. The PLL range bit controls the VCO gain. The power-up state of the PLL range bit is Logic 1; a higher gain is required for frequencies greater than 200 MHz.				
CR [21]	The bypass PLL bit, active high. When this bit is active, the PLL is powered down and the REFCLK input is used to drive the system clock signal. The power-up state of the bypass PLL bit is Logic 1 with PLL bypassed.				
CR [20:16]	The PLL multiplier factor. These bits are the REFCLK multiplication factor unless the bypass PLL bit is set. The PLL multiplier valid range is from 4 to 20, inclusive.				
CR [15]	The Clear Accumulator 1 bit. This bit has a one-shot type of function. When this bit is written active (Logic 1), a Clear Accumulator 1 signal is sent to the DDS logic, resetting the accumulator value to 0. The bit is then automatically reset, but the buffer memory is not reset. This bit allows the user to easily create a sawtooth frequency sweep pattern with minimal user intervention. This bit is intended for chirp mode only, but its function is still retained in other modes.				
CR [14]	The clear accumulator bit. When this bit is active high, it holds both the Accumulator 1 and Accumulator 2 values at 0 for as long as the bit is active. This allows the DDS phase to be initialized via the I/O port.				
CR [13]	The triangle bit. When this bit is set, the AD9852 automatically performs a continuous frequency sweep from F1 to F2 frequencies and back. The effect is a triangular frequency sweep. When this bit is set, the operating mode must be set to ramped FSK.				
CR [12]	Don't care.				
CR [11:9]	The three bits that describe the five operating modes of the AD9852:				
	0x0 = single-tone mode				
	0x1 = FSK mode				
	0x2 = ramped FSK mode				
	0x3 = chirp mode				
	0x4 = BPSK mode				
CR [8]	The internal update active bit. When this bit is set to Logic 1, the I/O UD CLK pin is an output and the AD9852 generates the I/O UD CLK signal. When this bit is set to Logic 0, external I/O update function is performed, and the I/O UD CLK pin is configured as an input.				
CR [7]	Reserved. Write to 0.				
CR [6]	This is the inverse sinc filter bypass bit. When this bit is set, the data from the DDS block goes directly to the output shaped keying logic, and the clock for the inverse sinc filter is stopped. Default is clear with the filter enabled.				
CR [5]	The output shaped keying enable bit. When this bit is set, the output ramping function is enabled and is performed in accordance with the CR [4] bit requirements.				
CR [4]	The internal/external output shaped keying control bit. When this bit is set to Logic 1, the output shaped keying factor is internally generated and applied to the cosine DAC path. When this bit is cleared (default), the output shaped keying function is externally controlled by the user, and the output shaped keying factor is the value of the output shaped keying multiplier register. The two output shaped keying multiplier registers also default low so that the output is off at power-up until the device is programmed by the user.				
CR [3:2]	Reserved. Write to 0.				
CR [1]	The serial port MSB-/LSB-first bit. Defaults low, MSB first.				
CR [0]	The serial port SDO active bit. Defaults low, inactive.				

Table 13. Control Register Bit Descriptions

Data Sheet

SDIO

 I_7

 I_6

I₅

 I_4

I₃

 I_2

 I_1

INSTRUCTION CYCLE DATA TRANSFER CYCLE cs SCLK D₅ SDIO D7 D_6 D_4 D_3 D_2 D₁ D₀ I₇ I₆ I₅ I_4 I₃ I_2 \mathbf{I}_1 I₀ 1634 Figure 55. Serial Port Write Timing Clock Stall Low INSTRUCTION CYCLE DATA TRANSFER CYCLE cs SCLK SDIO I7 DON'T CARE I₁ I₀ ۱6 I۸ l₃ 12 D_{O6} D_{O4} D_{O3} D_{O1} D₀₇ D_{O2} D₀₀ SDO D_{O5} Figure 56. 3-Wire Serial Port Read Timing Clock Stall Low INSTRUCTION CYCLE DATA TRANSFER CYCLE cs SCLK

AD9852

Figure 57. Serial Port Write Timing Clock Stall High

D₇

I₀

 D_5

 D_6


 D_4

 D_3

D₂

 D_1

 D_0





POWER DISSIPATION AND THERMAL CONSIDERATIONS

The AD9852 is a multifunctional, high speed device that targets a wide variety of synthesizer and agile clock applications. The numerous innovative features contained in the device each consume incremental power. If enabled in combination, the safe thermal operating conditions of the device may be exceeded. Careful analysis and consideration of power dissipation and thermal management is a critical element in the successful application of the AD9852 device.

The AD9852 device is specified to operate within the industrial temperature range of -40° C to $+85^{\circ}$ C. This specification is conditional, however, such that the absolute maximum junction temperature of 150°C is not exceeded. At high operating temperatures, extreme care must be taken when operating the device to avoid exceeding the junction temperature and potentially damaging the device.

Many variables contribute to the operating junction temperature within the device, including

- Package style
- Selected mode of operation
- Internal system clock speed
- Supply voltage
- Ambient temperature

The combination of these variables determines the junction temperature within the AD9852 device for a given set of operating conditions.

The AD9852 device is available in two package styles: a thermally enhanced surface-mount package with an exposed heat sink and a standard (nonthermally enhanced) surface-mount package. The thermal impedance of these packages is 16°C/W and 38°C/W, respectively, measured under still air conditions.

THERMAL IMPEDANCE

The thermal impedance of a package can be thought of as a thermal resistor that exists between the semiconductor surface and the ambient air. The thermal impedance is determined by the package material and the physical dimensions of the package. The dissipation of the heat from the package is directly dependent on the ambient air conditions and the physical connection made between the IC package and the PCB.

Adequate dissipation of power from the AD9852 relies on all power and ground pins of the device being soldered directly to a copper plane on a PCB. In addition, the thermally enhanced package of the AD9852ASVZ has an exposed paddle on the bottom that must be soldered to a large copper plane, which, for convenience, can be the ground plane. Sockets for either package style of the AD9852 device are not recommended.

JUNCTION TEMPERATURE CONSIDERATIONS

The power dissipation (P_{DISS}) of the AD9852 device in a given application is determined by many operating conditions. Some of the conditions have a direct relationship with P_{DISS} , such as supply voltage and clock speed, but others are less deterministic. The total power dissipation within the device and its effect on the junction temperature must be considered when using the device. The junction temperature of the device is given by

Junction Temperature = (Thermal Impedance × Power Consumption) + Ambient Temperature

The maximum ambient temperature combined with the maximum junction temperature establish the following power consumption limits for each package: 4.06 W for ASVZ models and 1.71 W for ASTZ models.

Supply Voltage

Because $P_{DISS} = V \times I$, the supply voltage affects power dissipation and junction temperature. Users should design for 3.3 V nominally; however, the device is guaranteed to meet specifications over the full temperature range and over the supply voltage range of 3.135 V to 3.465 V.

Clock Speed

Clock speed directly and linearly influences the total power dissipation of the device and therefore the junction temperature. As a rule, the user should select the lowest internal clock speed possible to support a given application to minimize power dissipation. Typically, the usable frequency output bandwidth from a DDS is limited to 40% of the clock rate to ensure that the requirements on the output low-pass filter are reasonable. For a typical DDS application, the system clock frequency should be 2.5 times the highest desired output frequency.

Mode of Operation

The selected mode of operation for the AD9852 significantly influences the total power consumption. The AD9852 offers many features and modes, each of which imposes an additional power requirement. The available features make the AD9852 suitable for a variety of applications, but the device is designed to operate with only a few features enabled in a given application. Enabling multiple features at high clock speeds may result in exceeding the maximum junction temperature of the die and therefore severely limit the long-term reliability of the device. Figure 59 and Figure 60 show the power requirements associated with each feature of the AD9852. These charts should be used as a guide when determining how to optimize the AD9852 for reliable operation in a specific application.


Figure 59 shows the supply current consumed by the AD9852 over a range of frequencies for two possible configurations. All circuits enabled means that the output scaling multipliers, the

Data Sheet

AD9852


inverse sinc filter, both DACs, and the on-board comparator are enabled. Basic configuration means the output scaling multipliers, the inverse sinc filter, the control DAC, and the on-board comparator are disabled.

Figure 60 shows the approximate current consumed by each of the four functions.



NOTES THIS GRAPH ASSUMES THAT THE AD9852 DEVICE IS SOLDERED TO A MULTILAYER PCB PER THE RECOMMENDED BEST MANUFACTURING PRACTICES AND PROCEDURES FOR THE GIVEN PACKAGE TYPE.

Figure 59. Current Consumption vs. Clock Frequency



THIS GRAPH ASSUMES THAT THE AD9852 DEVICE IS SOLDERED TO A MULTILAYER PCB PER THE RECOMMENDED BEST MANUFACTURING PRACTICES AND PROCEDURES FOR THE GIVEN PACKAGE TYPE.

Figure 60. Current Consumption by Function vs. Clock Frequency

EVALUATION OF OPERATING CONDITIONS

The first step in applying the AD9852 is to select the internal clock frequency. Clock frequency selections greater than 200 MHz require use of the thermally enhanced package (AD9852ASVZ); clock frequency selections equal to or less than 200 MHz may allow use of the standard (nonthermally enhanced) plastic surface-mount package, but more information is needed to make this determination.

The second step is to determine the maximum required operating temperature for the AD9852 in a given application. Subtract this value from 150°C, which is the maximum junction temperature allowed for the AD9852. For the extended industrial temperature range, the maximum operating temperature is 85°C, which results in a difference of 65°C. This is the maximum temperature gradient the device can experience due to power dissipation.


The third step is to divide this maximum temperature gradient by the thermal impedance to determine the maximum power dissipation allowed for the application. For this example, 65°C divided by the thermal impedance of the package yields a total power dissipation limit of 4.1 W and 1.7 W for the thermally and nonthermally enhanced packages, respectively. Therefore, for a 3.3 V nominal power supply voltage, the current consumed by the device under full operating conditions must not exceed 515 mA for the standard plastic package or 1242 mA for the thermally enhanced package. The total set of enabled functions and operating conditions for a given application must support these current consumption limits.

Figure 59 and Figure 60 can be used to determine the suitability of a given AD9852 application in terms of the power dissipation requirements. These graphs assume that the AD9852 device is soldered to a multilayer PCB according to the recommended best manufacturing practices and procedures for a given package type. This ensures that the specified thermal impedance specifications are achieved.

THERMALLY ENHANCED PACKAGE MOUNTING GUIDELINES

Refer to the AN-772 Application Note for details on mounting devices with an exposed paddle.





ORDERING GUIDE

Model ¹	Temperature Range	Package Description	Package Option
AD9852ASVZ	-40°C to +85°C	80-Lead Thin Quad Flat Package, Exposed Pad [TQFP_EP]	SV-80-4
AD9852ASTZ	–40°C to +85°C	80-Lead Low Profile Quad Flat Package [LQFP]	ST-80-2

¹ Z = RoHS Compliant Part.

©1999–2019 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D00634-0-8/19(F)



www.analog.com

Rev. F | Page 41 of 41