

# MAXIM

## Quad, SPST Analog Switch

MAX4613

### General Description


The MAX4613 quad analog switch features on-resistance matching ( $4\Omega$  max) between switches and guarantees on-resistance flatness over the signal range ( $9\Omega$  max). This low on-resistance switch conducts equally well in either direction. It guarantees low charge injection ( $10\text{pC}$  max), low power consumption ( $35\mu\text{W}$  max), and an electrostatic discharge (ESD) tolerance of 2000V minimum per Method 3015.7. The new design offers lower off-leakage current over temperature (less than  $5\text{nA}$  at  $+85^\circ\text{C}$ ).

The MAX4613 quad, single-pole/single-throw (SPST) analog switch has two normally closed switches and two normally open switches. Switching times are less than  $250\text{ns}$  for  $t_{\text{ON}}$  and less than  $70\text{ns}$  for  $t_{\text{OFF}}$ . Operation is from a single  $+4.5\text{V}$  to  $+40\text{V}$  supply or bipolar  $\pm 4.5\text{V}$  to  $\pm 20\text{V}$  supplies.

### Applications

Sample-and-Hold Circuits	Communication Systems
Test Equipment	Battery-Operated Systems
Heads-Up Displays	PBX, PABX
Guidance and Control Systems	Audio Signal Routing
Military Radios	Modems/Faxes

### Pin Configurations/ Functional Diagrams/Truth Table



### Features

- ◆ Pin Compatible with Industry-Standard DG213
- ◆ Guaranteed  $R_{\text{ON}}$  Match Between Channels ( $4\Omega$  max)
- ◆ Guaranteed  $R_{\text{FLAT(ON)}}$  Over Signal Range ( $9\Omega$  max)
- ◆ Guaranteed Charge Injection ( $10\text{pC}$  max)
- ◆ Low Off-Leakage Current Over Temperature ( $<5\text{nA}$  at  $+85^\circ\text{C}$ )
- ◆ Withstands 2000V min ESD, per Method 3015.7
- ◆ Low  $R_{\text{DS(ON)}}$  ( $85\Omega$  max)
- ◆ Single-Supply Operation  $+4.5\text{V}$  to  $+40\text{V}$   
Bipolar-Supply Operation  $\pm 4.5\text{V}$  to  $\pm 20\text{V}$
- ◆ Low Power Consumption ( $35\mu\text{W}$  max)
- ◆ Rail-to-Rail Signal Handling
- ◆ TTL/CMOS-Logic Compatible

### Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
MAX4613CPE	$0^\circ\text{C}$ to $+70^\circ\text{C}$	16 Plastic DIP
MAX4613CSE	$0^\circ\text{C}$ to $+70^\circ\text{C}$	16 Narrow SO
MAX4613CEE	$0^\circ\text{C}$ to $+70^\circ\text{C}$	16 QSOP
MAX4613CUE	$0^\circ\text{C}$ to $+70^\circ\text{C}$	16 TSSOP**
MAX4613CC/D	$0^\circ\text{C}$ to $+70^\circ\text{C}$	Dice*
MAX4613ETE	$-40^\circ\text{C}$ to $+85^\circ\text{C}$	16 TQFN-EP*** (5mm x 5mm)
MAX4613EPE	$-40^\circ\text{C}$ to $+85^\circ\text{C}$	16 Plastic DIP
MAX4613ESE	$-40^\circ\text{C}$ to $+85^\circ\text{C}$	16 Narrow SO
MAX4613EEE	$-40^\circ\text{C}$ to $+85^\circ\text{C}$	16 QSOP
MAX4613EUE	$-40^\circ\text{C}$ to $+85^\circ\text{C}$	16 TSSOP**

\*Contact factory for dice specifications.

\*\*Contact factory for availability.

\*\*\*EP = Exposed Pad

# Quad, SPST Analog Switch

## ABSOLUTE MAXIMUM RATINGS

Voltage Referenced to GND

V+ .....+44V

V- .....-44V

V+ to V- .....+44V

V<sub>L</sub> .....(GND - 0.3V) to (V+ + 0.3V)

Digital Inputs V<sub>S</sub>, V<sub>D</sub> (Note 1) .....(V- - 2V) to (V+ + 2V)  
or 30mA (whichever occurs first)

Continuous Current (any terminal) .....30mA

Peak Current, S<sub>-</sub> or D<sub>-</sub>  
(pulsed at 1ms, 10% duty cycle max) .....100mA

Continuous Power Dissipation (T<sub>A</sub> = +70°C)

Plastic DIP (derate 10.53mW/°C above +70°C) .....842mW

Narrow SO (derate 8.70mW/°C above +70°C) .....696mW

QSOP (derate 8.3mW/°C above +70°C) .....667mW

Thin QFN (derate 33.3mW/°C above +70°C) .....2667mW

TSSOP (derate 6.7mW/°C above +70°C) .....457mW

Operating Temperature Ranges

MAX4613C\_ \_ .....0°C to +70°C

MAX4613E\_ \_ .....-40°C to +85°C

Storage Temperature Range .....-65°C to +165°C

Lead Temperature (soldering, 10sec) .....+300°C

**Note 1:** Signals on S<sub>-</sub>, D<sub>-</sub>, or IN<sub>-</sub> exceeding V+ or V- are clamped by internal diodes. Limit forward current to maximum current rating.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS—Dual Supplies

(V+ = 15V, V- = -15V, V<sub>L</sub> = 5V, GND = 0V, V<sub>INH</sub> = 2.4V, V<sub>INL</sub> = 0.8V, T<sub>A</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP (Note 2)	MAX	UNITS		
<b>SWITCH</b>								
Analog Signal Range	V <sub>ANALOG</sub>	(Note 3)	-15		15	V		
Drain-Source On-Resistance	R <sub>DS(ON)</sub>	V <sub>D</sub> = ±10V, I <sub>S</sub> = 1mA	T <sub>A</sub> = +25°C		55	70	Ω	
			T <sub>A</sub> = T <sub>MIN</sub> to T <sub>MAX</sub>			85		
On-Resistance Match Between Channels (Note 4)	ΔR <sub>DS(ON)</sub>	V <sub>D</sub> = ±10V, I <sub>S</sub> = 1mA	T <sub>A</sub> = +25°C			4	Ω	
			T <sub>A</sub> = T <sub>MIN</sub> to T <sub>MAX</sub>			5		
On-Resistance Flatness (Note 4)	R <sub>FLAT(ON)</sub>	V <sub>D</sub> = ±5V, I <sub>S</sub> = 1mA	T <sub>A</sub> = +25°C			9	Ω	
			T <sub>A</sub> = T <sub>MIN</sub> to T <sub>MAX</sub>			15		
Source Leakage Current (Note 5)	I <sub>S(OFF)</sub>	V <sub>D</sub> = ±14V, V <sub>S</sub> = ∓14V	T <sub>A</sub> = +25°C		-0.50	0.01	0.50	nA
			T <sub>A</sub> = T <sub>MIN</sub> to T <sub>MAX</sub>		-5		5	
Drain-Off Leakage Current (Note 5)	I <sub>D(OFF)</sub>	V <sub>D</sub> = ±14V, V <sub>S</sub> = ∓14V	T <sub>A</sub> = +25°C		-0.50	0.01	0.50	nA
			T <sub>A</sub> = T <sub>MIN</sub> to T <sub>MAX</sub>		-5		5	
Drain-On Leakage Current (Note 5)	I <sub>D(ON)</sub> or I <sub>S(ON)</sub>	V <sub>D</sub> = ±14V, V <sub>S</sub> = ±14V	T <sub>A</sub> = +25°C		-0.50	0.08	0.50	nA
			T <sub>A</sub> = T <sub>MIN</sub> to T <sub>MAX</sub>		-10		10	
<b>INPUT</b>								
Input Current with Input Voltage High	I <sub>INH</sub>	V <sub>IN</sub> = 2.4V, all others = 0.8V	-0.5	-0.00001	0.5	μA		
Input Current with Input Voltage Low	I <sub>INL</sub>	V <sub>IN</sub> = 0.8V, all others = 2.4V	-0.5	-0.00001	0.5	μA		
<b>SUPPLY</b>								
Power-Supply Range	V+, V-		±4.5		±20.0		V	
Positive Supply Current	I+	All channels on or off, V <sub>IN</sub> = 0 or 5V	T <sub>A</sub> = +25°C		-1	0.001	1	μA
			T <sub>A</sub> = T <sub>MIN</sub> to T <sub>MAX</sub>		-5		5	
Negative Supply Current	I-	All channels on or off, V <sub>IN</sub> = 0 or 5V	T <sub>A</sub> = +25°C		-1	0.001	1	μA
			T <sub>A</sub> = T <sub>MIN</sub> to T <sub>MAX</sub>		-5		5	

# Quad, SPST Analog Switch

MAX4613

## ELECTRICAL CHARACTERISTICS—Dual Supplies (continued)

(V+ = 15V, V- = -15V, VL = 5V, GND = 0V, VINH = 2.4V, VINL = 0.8V, TA = TMIN to TMAX, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP (Note 2)	MAX	UNITS	
Logic Supply Current	IL	All channels on or off, VIN = 0 or 5V	TA = +25°C	-1	0.001	1	μA
			TA = TMIN to TMAX	-5		5	
Ground Current	IGND	All channels on or off, VIN = 0 or 5V	TA = +25°C	-1	-0.0001	1	μA
			TA = TMIN to TMAX	-5		5	
<b>DYNAMIC</b>							
Turn-On Time (Note 3)	tON	VS = ±10V, Figure 2	TA = +25°C	150	250	ns	
Turn-Off Time (Note 3)	tOFF	VS = ±10V, Figure 2	TA = +25°C	90	120	ns	
Break-Before-Make Time Delay (Note 3)	tD	Figure 3	TA = +25°C	5	20	ns	
Charge Injection (Note 3)	Q	CL = 1nF, VGEN = 0, RGEN = 0, Figure 4	TA = +25°C	5	10	pC	
Off-Isolation Rejection Ratio (Note 6)	OIRR	RL = 50Ω, CL = 5pF, f = 1MHz, Figure 5	TA = +25°C	60		dB	
Crosstalk (Note 7)		RL = 50Ω, CL = 5pF, f = 1MHz, Figure 6	TA = +25°C	100		dB	
Source-Off Capacitance	CS(OFF)	f = 1MHz, Figure 7	TA = +25°C	4		pF	
Drain-Off Capacitance	CD(OFF)	f = 1MHz, Figure 7	TA = +25°C	4		pF	
Source-On Capacitance	CS(ON)	f = 1MHz, Figure 8	TA = +25°C	16		pF	
Drain-On Capacitance	CD(ON)	f = 1MHz, Figure 8	TA = +25°C	16		pF	

## ELECTRICAL CHARACTERISTICS—Single Supply

(V+ = 12V, V- = 0V, VL = 5V, GND = 0V, VINH = 2.4V, VINL = 0.8V, TA = TMIN to TMAX, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP (Note 2)	MAX	UNITS	
<b>SWITCH</b>							
Analog Signal Range	VANALOG		0		12	V	
Drain-Source On-Resistance	RDS(ON)	VL = 5V; VD = 3V, 8V; IS = 1mA	TA = +25°C	100	160	Ω	
			TA = TMIN to TMAX		200		
<b>SUPPLY</b>							
Power-Supply Range	V+, V-		4.5		40	V	
Power-Supply Current	I+	All channels on or off, VIN = 0 or 5V	TA = +25°C	-1	0.001	1	μA
			TA = TMIN to TMAX	-5		5	
Negative Supply Current	I-	All channels on or off, VIN = 0 or 5V	TA = +25°C	-1	-0.0001	1	μA
			TA = TMIN to TMAX	-5		5	
Logic Supply Current	IL	All channels on or off, VIN = 0 or 5V	TA = +25°C	-1	0.001	1	μA
			TA = TMIN to TMAX	-5		5	
Ground Current	IGND	All channels on or off, VIN = 0 or 5V	TA = +25°C	-1	-0.0001	1	μA
			TA = TMIN to TMAX	-5		5	

# Quad, SPST Analog Switch

## ELECTRICAL CHARACTERISTICS—Single Supply (continued)

( $V_+ = 12V$ ,  $V_- = 0$ ,  $V_L = 5V$ ,  $GND = 0V$ ,  $V_{INH} = 2.4V$ ,  $V_{INL} = 0.8V$ ,  $T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP (Note 2)	MAX	UNITS
<b>DYNAMIC</b>						
Turn-On Time (Note 3)	$t_{ON}$	$V_S = 8V$ , Figure 2		300	400	ns
Turn-Off Time (Note 3)	$t_{OFF}$	$V_S = 8V$ , Figure 2		60	200	ns
Charge Injection (Note 3)	Q	$C_L = 1nF$ , $V_{GEN} = 0$ , $R_{GEN} = 0$ , Figure 4		5	10	pC

**Note 2:** Typical values are for **design aid only**, are not guaranteed and are not subject to production testing. The algebraic convention, where the most negative value is a minimum and the most positive value a maximum, is used in this data sheet.

**Note 3:** Guaranteed by design.

**Note 4:** On-resistance match between channels and flatness are guaranteed only with bipolar-supply operation. Flatness is defined as the difference between the maximum and the minimum value of on-resistance as measured at the extremes of the specified analog signal range.







**Note 5:** Leakage parameters  $I_{S(OFF)}$ ,  $I_{D(OFF)}$ ,  $I_{D(ON)}$ , and  $I_{S(ON)}$  are 100% tested at the maximum rated hot temperature and guaranteed at +25°C.

**Note 6:** Off-Isolation Rejection Ratio =  $20\log(V_D/V_S)$ .

**Note 7:** Between any two switches.

## Typical Operating Characteristics

( $T_A = +25^\circ C$ , unless otherwise noted.)








# Quad, SPST Analog Switch

MAX4613

## Typical Operating Characteristics (continued)

( $T_A = +25^\circ\text{C}$ , unless otherwise noted.)



# Quad, SPST Analog Switch

## Pin Description

PIN		NAME	FUNCTION
DIP/SO/TSSOP	THIN QFN		
1, 8, 9, 16	6, 7, 14, 15	IN1–IN4	Logic Control Input
2, 7, 10, 15	5, 8, 13, 16	D1–D4	Analog-Switch Drain Output
3, 6, 11, 14	1, 4, 9, 12	S1–S4	Analog-Switch Source Output
4	2	V-	Negative-Supply Voltage Input
5	3	GND	Ground
12	10	V <sub>L</sub>	Logic-Supply Voltage Input
13	11	V+	Positive-Supply Voltage Input—Connected to Substrate
—	EP	PAD	Exposed Pad. Connect PAD to V+.

## Applications Information

### General Operation

- 1) Switches are open when power is off.
- 2) IN<sub>+</sub>, D<sub>+</sub>, and S<sub>+</sub> should not exceed V<sub>+</sub> or V<sub>-</sub>, even with the power off.
- 3) Switch leakage is from each analog switch terminal to V<sub>+</sub> or V<sub>-</sub>, not to other switch terminals.

### Operation with Supply Voltages Other than ±15V

Using supply voltages less than ±15V will reduce the analog signal range. The MAX4613 operates with ±4.5V to ±20V bipolar supplies or with a +4.5V to +40V single supply; connect V<sub>-</sub> to GND when operating with a single supply. Also, all device types can operate with unbalanced supplies such as +24V and -5V. V<sub>L</sub> must be connected to +5V to be TTL compatible, or to V<sub>+</sub> for CMOS-logic level inputs. The *Typical Operating Characteristics* graphs show typical on-resistance with ±20V, ±15V, ±10V, and ±5V supplies. (Switching times increase by a factor of two or more for operation at ±5V.)

### Overvoltage Protection

Proper power-supply sequencing is recommended for all CMOS devices. Do not exceed the absolute maximum ratings because stresses beyond the listed ratings may cause permanent damage to the devices. Always sequence V<sub>+</sub> on first, followed by

V<sub>L</sub>, V<sub>-</sub>, and logic inputs. If power-supply sequencing is not possible, add two small, external signal diodes in series with supply pins for overvoltage protection (Figure 1). Adding diodes reduces the analog signal range to 1V below V<sub>+</sub> and 1V above V<sub>-</sub>, but low switch resistance and low leakage characteristics are unaffected. Device operation is unchanged, and the difference between V<sub>+</sub> and V<sub>-</sub> should not exceed +44V.




Figure 1. Overvoltage Protection Using External Blocking Diodes

# Quad, SPST Analog Switch

**MAX4613**

## Timing Diagrams/Test Circuits




Figure 2. Switching Time




Figure 3. Break-Before-Make Test Circuit

## Revision History

Pages changed at Rev 3: 1, 9, 10

# Quad, SPST Analog Switch

## Timing Diagrams/Test Circuits (continued)




Figure 4. Charge Injection




Figure 5. Off-Isolation Rejection Ratio




Figure 6. Crosstalk




Figure 7. Source/Drain-Off Capacitance





Figure 8. Source/Drain-On Capacitance



# Quad, SPST Analog Switch


MAX4613

## Pin Configurations (continued)



## Package Information


(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to [www.maxim-ic.com/packages](http://www.maxim-ic.com/packages).)



# Quad, SPST Analog Switch

## Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to [www.maxim-ic.com/packages](http://www.maxim-ic.com/packages).)



COMMON DIMENSIONS										
PKG SYMBL	16L	5x5	20L	5x5	28L	5x5	32L	5x5	40L	5x5
A	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	0.80
A1	0	0.02	0.05	0	0.02	0.05	0	0.02	0.05	0
A2	0.20	REF.	0.20	REF.	0.20	REF.	0.20	REF.	0.20	REF.
b	0.25	0.30	0.35	0.25	0.30	0.35	0.20	0.25	0.30	0.15
D	4.90	5.00	5.10	4.90	5.00	5.10	4.90	5.00	5.10	4.90
E	4.90	5.00	5.10	4.90	5.00	5.10	4.90	5.00	5.10	4.90
e	0.80	BSC.	0.65	BSC.	0.50	BSC.	0.50	BSC.	0.40	BSC.
k	0.25	-	0.25	-	0.25	-	0.25	-	0.25	-
L	0.30	0.40	0.50	0.45	0.55	0.65	0.30	0.40	0.50	0.30
N	16		20		28		32		40	
ND	4		5		7		8		10	
NE	4		5		7		8		10	
JEDEC	VH4B		WH4C		VH4D-1		VH4D-2		-----	

EXPOSED PAD VARIATIONS						
PKG CODES	D2			E2		
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
T2855-2	3.00	3.10	3.20	3.00	3.10	3.20
T1625-3	3.00	3.10	3.20	3.00	3.10	3.20
T1625N-1	3.00	3.10	3.20	3.00	3.10	3.20
T2855-3	3.00	3.10	3.20	3.00	3.10	3.20
T2855-4	3.00	3.10	3.20	3.00	3.10	3.20
T2035-5	3.15	3.25	3.35	3.15	3.25	3.35
T2855N-5	3.15	3.25	3.35	3.15	3.25	3.35
T2855-3	3.15	3.25	3.35	3.15	3.25	3.35
T2855-4	2.60	2.70	2.80	2.60	2.70	2.80
T2855-5	2.60	2.70	2.80	2.60	2.70	2.80
T2855-6	3.15	3.25	3.35	3.15	3.25	3.35
T2855-7	2.60	2.70	2.80	2.60	2.70	2.80
T2855-8	3.15	3.25	3.35	3.15	3.25	3.35
T2855N-1	3.15	3.25	3.35	3.15	3.25	3.35
T3255-3	3.00	3.10	3.20	3.00	3.10	3.20
T3255-4	3.00	3.10	3.20	3.00	3.10	3.20
T3255N-4	3.00	3.10	3.20	3.00	3.10	3.20
T3255-5	3.00	3.10	3.20	3.00	3.10	3.20
T3255N-1	3.00	3.10	3.20	3.00	3.10	3.20
T4055-1	3.40	3.50	3.60	3.40	3.50	3.60
T4055-2	3.40	3.50	3.60	3.40	3.50	3.60
T4055N-1	3.40	3.50	3.60	3.40	3.50	3.60

NOTES:  
 1. DIMENSIONING & TOLERANCING CONFORM TO ASME Y14.5M-1994.  
 2. ALL DIMENSIONS ARE IN MILLIMETERS. ANGLES ARE IN DEGREES.  
 3. N IS THE TOTAL NUMBER OF TERMINALS.  
 4. THE TERMINAL #1 IDENTIFIER AND TERMINAL NUMBERING CONVENTION SHALL CONFORM TO JEDEC 95-1 SPP-012. DETAILS OF TERMINAL #1 IDENTIFIER ARE OPTIONAL, BUT MUST BE LOCATED WITHIN THE ZONE INDICATED. THE TERMINAL #1 IDENTIFIER MAY BE EITHER A MOLD OR MARKED FEATURE.  
 5. DIMENSION b APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.25 mm AND 0.30 mm FROM TERMINAL TIP.  
 6. ND AND NE REFER TO THE NUMBER OF TERMINALS ON EACH D AND E SIDE RESPECTIVELY.  
 7. REPOPULATION IS POSSIBLE IN A SYMMETRICAL FASHION.  
 8. COPLANARITY APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS.  
 9. DRAWING CONFORMS TO JEDEC M0209, EXCEPT EXPOSED PAD DIMENSION FOR T2855-3, T2855-6, T4055-1 AND T4055-2.  
 10. PACKAGE SHALL NOT EXCEED 0.10 mm.  
 11. MARKING IS FOR PACKAGE ORIENTATION REFERENCE ONLY.  
 12. NUMBER OF LEADS SHOWN ARE FOR REFERENCE ONLY.  
 13. LEAD CENTERLINES TO BE AT TRUE POSITION AS DEFINED BY BASIC DIMENSION 'e', ±0.05.  
 14. ALL DIMENSIONS APPLY TO BOTH LEADED AND P&FREE PARTS.

—DRAWING NOT TO SCALE—

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.