

# 4-Mbit (512K × 8/256K × 16) nvSRAM

## Features

- 20 ns, 25 ns, and 45 ns access times
- Internally organized as 512K × 8 (CY14B104LA) or 256K × 16 (CY14B104NA)
- Hands off automatic STORE on power-down with only a small capacitor
- STORE to QuantumTrap non-volatile elements initiated by software, device pin, or AutoStore on power-down
- RECALL to SRAM initiated by software or power-up
- Infinite read, write, and recall cycles
- 1 million STORE cycles to QuantumTrap
- 20 year data retention
- Single 3 V +20%, -10% operation
- Industrial temperature

## Packages

- 44-/54-pin thin small outline package (TSOP) Type II
- 48-ball fine-pitch ball grid array (FBGA)

## Pb-free and restriction of hazardous substances (RoHS) compliant

## Functional Description

The Cypress CY14B104LA/CY14B104NA is a fast static RAM (SRAM), with a non-volatile element in each memory cell. The memory is organized as 512K bytes of 8 bits each or 256K words of 16-bits each. The embedded non-volatile elements incorporate QuantumTrap technology, producing the world's most reliable non-volatile memory. The SRAM provides infinite read and write cycles, while independent non-volatile data resides in the highly reliable QuantumTrap cell. Data transfers from the SRAM to the non-volatile elements (the STORE operation) takes place automatically at power-down. On power-up, data is restored to the SRAM (the RECALL operation) from the non-volatile memory. Both the STORE and RECALL operations are also available under software control.

For a complete list of related documentation, click [here](#).

## Logic Block Diagram [1, 2, 3]



### Notes

1. Address A<sub>0</sub>–A<sub>18</sub> for × 8 configuration and Address A<sub>0</sub>–A<sub>17</sub> for × 16 configuration.
2. Data DQ<sub>0</sub>–DQ<sub>7</sub> for × 8 configuration and Data DQ<sub>0</sub>–DQ<sub>15</sub> for × 16 configuration.
3. BHE and BLE are applicable for × 16 configuration only.

## Contents

<b>Pinouts</b> .....	<b>3</b>	<b>AutoStore/Power-Up RECALL</b> .....	<b>16</b>
<b>Pin Definitions</b> .....	<b>5</b>	<b>Switching Waveforms</b>	
<b>Device Operation</b> .....	<b>6</b>	– <b>AutoStore/Power-up RECALL</b> .....	<b>16</b>
SRAM Read .....	6	<b>Software Controlled STORE/RECALL Cycle</b> .....	<b>17</b>
SRAM Write .....	6	<b>Switching Waveforms</b>	
AutoStore Operation .....	6	– <b>Software Controlled STORE/RECALL Cycle</b> .....	<b>17</b>
Hardware STORE Operation .....	6	<b>Hardware STORE Cycle</b> .....	<b>18</b>
Hardware RECALL (Power-Up) .....	7	<b>Switching Waveforms – Hardware STORE Cycle</b> .....	<b>18</b>
Software STORE .....	7	<b>Truth Table For SRAM Operations</b> .....	<b>19</b>
Software RECALL .....	7	<b>Ordering Information</b> .....	<b>20</b>
Preventing AutoStore .....	8	Ordering Code Definitions .....	21
Data Protection .....	8	<b>Package Diagrams</b> .....	<b>22</b>
<b>Maximum Ratings</b> .....	<b>9</b>	<b>Acronyms</b> .....	<b>25</b>
<b>Operating Range</b> .....	<b>9</b>	<b>Document Conventions</b> .....	<b>25</b>
<b>DC Electrical Characteristics</b> .....	<b>9</b>	Units of Measure .....	25
<b>Data Retention and Endurance</b> .....	<b>10</b>	<b>Document History Page</b> .....	<b>26</b>
<b>Capacitance</b> .....	<b>10</b>	<b>Sales, Solutions, and Legal Information</b> .....	<b>28</b>
<b>Thermal Resistance</b> .....	<b>10</b>	Worldwide Sales and Design Support .....	28
<b>AC Test Loads</b> .....	<b>11</b>	Products .....	28
<b>AC Test Conditions</b> .....	<b>11</b>	PSoC® Solutions .....	28
<b>AC Switching Characteristics</b> .....	<b>12</b>	Cypress Developer Community .....	28
<b>Switching Waveforms</b> .....	<b>13</b>	Technical Support .....	28

## Pinouts

**Figure 1. 48-ball FBGA pinouts**

**Figure 2. 44-pin TSOP II pinouts**

**Notes**

4. Address expansion for 8-Mbit. NC pin not connected to die.
5. Address expansion for 16-Mbit. NC pin not connected to die.
6. HSB pin is not available in 44-pin TSOP II (× 16) package.

**Pinouts** (continued)

**Figure 3. Pin Diagram – 54-pin TSOP II pinout**

**Notes**

7. Address expansion for 16-Mbit. NC pin not connected to die.
8. Address expansion for 8-Mbit. NC pin not connected to die.

## Pin Definitions

Pin Name	I/O Type	Description
A <sub>0</sub> -A <sub>18</sub>	Input	<b>Address inputs.</b> Used to select one of the 524,288 bytes of the nvSRAM for × 8 Configuration.
A <sub>0</sub> -A <sub>17</sub>		<b>Address inputs.</b> Used to Select one of the 262,144 words of the nvSRAM for × 16 Configuration.
DQ <sub>0</sub> -DQ <sub>7</sub>	Input/Output	<b>Bidirectional data I/O lines for × 8 configuration.</b> Used as input or output lines depending on operation.
DQ <sub>0</sub> -DQ <sub>15</sub>		<b>Bidirectional data I/O lines for × 16 configuration.</b> Used as input or output lines depending on operation.
$\overline{\text{WE}}$	Input	<b>Write Enable input, Active LOW.</b> When selected LOW, data on the I/O pins is written to the specific address location.
$\overline{\text{CE}}$	Input	<b>Chip Enable input, Active LOW.</b> When LOW, selects the chip. When HIGH, deselects the chip.
$\overline{\text{OE}}$	Input	<b>Output Enable, Active LOW.</b> The active <b>LOW</b> $\overline{\text{OE}}$ input enables the data output buffers during read cycles. I/O pins are tristated on deasserting $\overline{\text{OE}}$ HIGH.
$\overline{\text{BHE}}$	Input	<b>Byte High Enable, Active LOW.</b> Controls DQ <sub>15</sub> -DQ <sub>8</sub> .
$\overline{\text{BLE}}$	Input	<b>Byte Low Enable, Active LOW.</b> Controls DQ <sub>7</sub> -DQ <sub>0</sub> .
V <sub>SS</sub>	Ground	<b>Ground for the device.</b> Must be connected to the ground of the system.
V <sub>CC</sub>	Power supply	<b>Power supply inputs to the device.</b>
$\overline{\text{HSB}}^{[9]}$	Input/Output	<b>Hardware STORE Busy (HSB).</b> When LOW this output indicates that a Hardware STORE is in progress. When pulled LOW external to the chip it initiates a non-volatile STORE operation. After each Hardware and Software STORE operation, HSB is driven HIGH for a short time (t <sub>HHHD</sub> ) with standard output high current, and then a weak internal pull-up resistor keeps this pin HIGH (external pull-up resistor connection optional).
V <sub>CAP</sub>	Power supply	<b>AutoStore Capacitor.</b> Supplies power to the nvSRAM during power loss to store data from SRAM to non-volatile elements.
NC	No connect	<b>No Connect.</b> This pin is not connected to the die.

### Note

9.  $\overline{\text{HSB}}$  pin is not available in 44-pin TSOP II (× 16) package.

## Device Operation

The CY14B104LA/CY14B104NA nvSRAM is made up of two functional components paired in the same physical cell. They are a SRAM memory cell and a non-volatile QuantumTrap cell. The SRAM memory cell operates as a standard fast static RAM. Data in the SRAM is transferred to the non-volatile cell (the STORE operation), or from the non-volatile cell to the SRAM (the RECALL operation). Using this unique architecture, all cells are stored and recalled in parallel. During the STORE and RECALL operations, SRAM read and write operations are inhibited. The CY14B104LA/CY14B104NA supports infinite reads and writes similar to a typical SRAM. In addition, it provides infinite RECALL operations from the non-volatile cells and up to 1 million STORE operations. Refer to the [Truth Table For SRAM Operations on page 19](#) for a complete description of read and write modes.

### SRAM Read

The CY14B104LA/CY14B104NA performs a read cycle when  $\overline{CE}$  and  $\overline{OE}$  are LOW and  $\overline{WE}$  and HSB are HIGH. The address specified on pins  $A_{0-18}$  or  $A_{0-17}$  determines which of the 524,288 data bytes or 262,144 words of 16 bits each are accessed. Byte enables (BHE, BLE) determine which bytes are enabled to the output, in the case of 16-bit words. When the read is initiated by an address transition, the outputs are valid after a delay of  $t_{AA}$  (read cycle 1). If the read is initiated by  $\overline{CE}$  or  $\overline{OE}$ , the outputs are valid at  $t_{ACE}$  or  $t_{DOE}$ , whichever is later (read cycle 2). The data output repeatedly responds to address changes within the  $t_{AA}$  access time without the need for transitions on any control input pins. This remains valid until another address change or until  $\overline{CE}$  or  $\overline{OE}$  is brought HIGH, or  $\overline{WE}$  or HSB is brought LOW.

### SRAM Write

A write cycle is performed when  $\overline{CE}$  and  $\overline{WE}$  are LOW and HSB is HIGH. The address inputs must be stable before entering the write cycle and must remain stable until  $\overline{CE}$  or  $\overline{WE}$  goes HIGH at the end of the cycle. The data on the common I/O pins  $DQ_{0-15}$  are written into the memory if the data is valid ( $t_{SD}$  time) before the end of a  $\overline{WE}$  controlled write or before the end of an  $\overline{CE}$  controlled write. The Byte Enable inputs (BHE, BLE) determine which bytes are written, in the case of 16-bit words. It is recommended that  $\overline{OE}$  be kept HIGH during the entire write cycle to avoid data bus contention on common I/O lines. If  $\overline{OE}$  is left LOW, internal circuitry turns off the output buffers  $t_{HZWE}$  after  $\overline{WE}$  goes LOW.

### AutoStore Operation

The CY14B104LA/CY14B104NA stores data to the nvSRAM using one of the following three storage operations: Hardware STORE activated by the HSB; Software STORE activated by an address sequence; AutoStore on device power-down. The AutoStore operation is a unique feature of QuantumTrap technology and is enabled by default on the CY14B104LA/CY14B104NA.

During a normal operation, the device draws current from  $V_{CC}$  to charge a capacitor connected to the  $V_{CAP}$  pin. This stored charge is used by the chip to perform a single STORE operation. If the voltage on the  $V_{CC}$  pin drops below  $V_{SWITCH}$ , the part

automatically disconnects the  $V_{CAP}$  pin from  $V_{CC}$ . A STORE operation is initiated with power provided by the  $V_{CAP}$  capacitor.

**Note** If the capacitor is not connected to  $V_{CAP}$  pin, AutoStore must be disabled using the soft sequence specified in [Preventing AutoStore on page 8](#). In case AutoStore is enabled without a capacitor on  $V_{CAP}$  pin, the device attempts an AutoStore operation without sufficient charge to complete the Store. This corrupts the data stored in nvSRAM.

Figure 4 shows the proper connection of the storage capacitor ( $V_{CAP}$ ) for automatic store operation. Refer to [DC Electrical Characteristics on page 9](#) for the size of  $V_{CAP}$ . The voltage on the  $V_{CAP}$  pin is driven to  $V_{CC}$  by a regulator on the chip. A pull-up should be placed on  $\overline{WE}$  to hold it inactive during power-up. This pull-up is effective only if the  $\overline{WE}$  signal is tristate during power-up. Many MPUs tristate their controls on power-up. This should be verified when using the pull-up. When the nvSRAM comes out of power-on-RECALL, the MPU must be active or the  $\overline{WE}$  held inactive until the MPU comes out of reset.

To reduce unnecessary non-volatile stores, AutoStore and hardware STORE operations are ignored unless at least one write operation has taken place since the most recent STORE or RECALL cycle. Software initiated STORE cycles are performed regardless of whether a write operation has taken place. The HSB signal is monitored by the system to detect if an AutoStore cycle is in progress.

Figure 4. AutoStore Mode



### Hardware STORE Operation

The CY14B104LA/CY14B104NA provides the  $\overline{HSB}^{[10]}$  pin to control and acknowledge the STORE operations. The  $\overline{HSB}$  pin is used to request a hardware STORE cycle. When the  $\overline{HSB}$  pin is driven LOW, the CY14B104LA/CY14B104NA conditionally initiates a STORE operation after  $t_{DELAY}$ . An actual STORE cycle only begins if a write to the SRAM has taken place since the last STORE or RECALL cycle. The  $\overline{HSB}$  pin also acts as an open drain driver (internal 100 k $\Omega$  weak pull-up resistor) that is internally driven LOW to indicate a busy condition when the STORE (initiated by any means) is in progress.

**Note** After each Hardware and Software STORE operation  $\overline{HSB}$  is driven HIGH for a short time ( $t_{HHHD}$ ) with standard output high current and then remains HIGH by internal 100 k $\Omega$  pull-up resistor.

#### Note

10. HSB pin is not available in 44-pin TSOP II ( $\times 16$ ) package.

SRAM write operations that are in progress when  $\overline{\text{HSB}}$  is driven LOW by any means are given time ( $t_{\text{DELAY}}$ ) to complete before the STORE operation is initiated. However, any SRAM write cycles requested after  $\overline{\text{HSB}}$  goes LOW are inhibited until  $\overline{\text{HSB}}$  returns HIGH. In case the write latch is not set,  $\overline{\text{HSB}}$  is not driven LOW by the CY14B104LA/CY14B104NA. But any SRAM read and write cycles are inhibited until  $\overline{\text{HSB}}$  is returned HIGH by MPU or other external source.

During any STORE operation, regardless of how it is initiated, the CY14B104LA/CY14B104NA continues to drive the HSB pin LOW, releasing it only when the STORE is complete. Upon completion of the STORE operation, the nvSRAM memory access is inhibited for  $t_{\text{LZHSB}}$  time after HSB pin returns HIGH. Leave the HSB unconnected if it is not used.

### Hardware RECALL (Power-Up)

During power-up or after any low power condition ( $V_{\text{CC}} < V_{\text{SWITCH}}$ ), an internal RECALL request is latched. When  $V_{\text{CC}}$  again exceeds the  $V_{\text{SWITCH}}$  on power up, a RECALL cycle is automatically initiated and takes  $t_{\text{HRECALL}}$  to complete. During this time, the HSB pin is driven LOW by the HSB driver and all reads and writes to nvSRAM are inhibited.

### Software STORE

Data is transferred from the SRAM to the non-volatile memory by a software address sequence. The CY14B104LA/CY14B104NA software STORE cycle is initiated by executing sequential  $\overline{\text{CE}}$  or  $\overline{\text{OE}}$  controlled read cycles from six specific address locations in exact order. During the STORE cycle an erase of the previous non-volatile data is first performed, followed by a program of the non-volatile elements. After a STORE cycle is initiated, further input and output are disabled until the cycle is completed.

Because a sequence of reads from specific addresses is used for STORE initiation, it is important that no other read or write accesses intervene in the sequence, or the sequence is aborted and no STORE or RECALL takes place.

To initiate the software STORE cycle, the following read sequence must be performed.

1. Read address 0x4E38 Valid READ
2. Read address 0xB1C7 Valid READ
3. Read address 0x83E0 Valid READ
4. Read address 0x7C1F Valid READ
5. Read address 0x703F Valid READ
6. Read address 0x8FC0 Initiate STORE cycle

The software sequence may be clocked with  $\overline{\text{CE}}$  controlled reads or  $\overline{\text{OE}}$  controlled reads, with  $\overline{\text{WE}}$  kept HIGH for all the six READ sequences. After the sixth address in the sequence is entered, the STORE cycle commences and the chip is disabled.  $\overline{\text{HSB}}$  is driven LOW. After the  $t_{\text{STORE}}$  cycle time is fulfilled, the SRAM is activated again for the read and write operation.

### Software RECALL

Data is transferred from the non-volatile memory to the SRAM by a software address sequence. A software RECALL cycle is initiated with a sequence of read operations in a manner similar to the software STORE initiation. To initiate the RECALL cycle, perform the following sequence of  $\overline{\text{CE}}$  or  $\overline{\text{OE}}$  controlled read operations must be performed.

1. Read address 0x4E38 Valid READ
2. Read address 0xB1C7 Valid READ
3. Read address 0x83E0 Valid READ
4. Read address 0x7C1F Valid READ
5. Read address 0x703F Valid READ
6. Read address 0x4C63 Initiate RECALL cycle

Internally, RECALL is a two step procedure. First, the SRAM data is cleared; then, the non-volatile information is transferred into the SRAM cells. After the  $t_{\text{RECALL}}$  cycle time, the SRAM is again ready for read and write operations. The RECALL operation does not alter the data in the non-volatile elements.

**Table 1. Mode Selection**

$\overline{\text{CE}}$	$\overline{\text{WE}}$	$\overline{\text{OE}}$	$\overline{\text{BHE}}, \overline{\text{BLE}}^{[11]}$	$\text{A}_{15}\text{--}\text{A}_0^{[12]}$	Mode	I/O	Power
H	X	X	X	X	Not selected	Output high Z	Standby
L	H	L	L	X	Read SRAM	Output data	Active
L	L	X	L	X	Write SRAM	Input data	Active
L	H	L	X	0x4E38 0xB1C7 0x83E0 0x7C1F 0x703F 0x8B45	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM AutoStore Disable	Output data Output data Output data Output data Output data Output data	Active <sup>[13]</sup>

**Notes**

11.  $\overline{\text{BHE}}$  and  $\overline{\text{BLE}}$  are applicable for × 16 configuration only.

12. While there are 19 address lines on the CY14B104LA (18 address lines on the CY14B104NA), only 13 address lines ( $\text{A}_{14}\text{--}\text{A}_2$ ) are used to control software modes. The remaining address lines are don't care.

13. The six consecutive address locations must be in the order listed.  $\overline{\text{WE}}$  must be HIGH during all six cycles to enable a non-volatile cycle.

**Table 1. Mode Selection** (continued)

$\overline{CE}$	$\overline{WE}$	$\overline{OE}$	$\overline{BHE}, \overline{BLE}^{[11]}$	$A_{15}-A_0^{[12]}$	Mode	I/O	Power
L	H	L	X	0x4E38 0xB1C7 0x83E0 0x7C1F 0x703F 0x4B46	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM AutoStore Enable	Output data Output data Output data Output data Output data Output data	Active <sup>[14]</sup>
L	H	L	X	0x4E38 0xB1C7 0x83E0 0x7C1F 0x703F 0x8FC0	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Non-volatile STORE	Output data Output data Output data Output data Output data Output high Z	Active I <sub>CC2</sub> <sup>[14]</sup>
L	H	L	X	0x4E38 0xB1C7 0x83E0 0x7C1F 0x703F 0x4C63	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Non-volatile RECALL	Output data Output data Output data Output data Output data Output high Z	Active <sup>[14]</sup>

### Preventing AutoStore

The AutoStore function is disabled by initiating an AutoStore disable sequence. A sequence of read operations is performed in a manner similar to the software STORE initiation. To initiate the AutoStore disable sequence, the following sequence of  $\overline{CE}$  or  $\overline{OE}$  controlled read operations must be performed:

1. Read address 0x4E38 Valid READ
2. Read address 0xB1C7 Valid READ
3. Read address 0x83E0 Valid READ
4. Read address 0x7C1F Valid READ
5. Read address 0x703F Valid READ
6. Read address 0x8B45 AutoStore Disable

The AutoStore is re-enabled by initiating an AutoStore enable sequence. A sequence of read operations is performed in a manner similar to the software RECALL initiation. To initiate the

AutoStore enable sequence, the following sequence of  $\overline{CE}$  or  $\overline{OE}$  controlled read operations must be performed:

1. Read address 0x4E38 Valid READ
2. Read address 0xB1C7 Valid READ
3. Read address 0x83E0 Valid READ
4. Read address 0x7C1F Valid READ
5. Read address 0x703F Valid READ
6. Read address 0x4B46 AutoStore Enable

If the AutoStore function is disabled or re-enabled, a manual STORE operation (hardware or software) must be issued to save the AutoStore state through subsequent power-down cycles. The part comes from the factory with AutoStore enabled and 0x00 written in all cells.

### Data Protection

The CY14B104LA/CY14B104NA protects data from corruption during low voltage conditions by inhibiting all externally initiated STORE and write operations. The low voltage condition is detected when  $V_{CC} < V_{SWITCH}$ . If the CY14B104LA/CY14B104NA is in a write mode (both  $\overline{CE}$  and  $\overline{WE}$  are LOW) at power-up, after a RECALL or STORE, the write is inhibited until the SRAM is enabled after  $t_{LZHSB}$  (HSB to output active). This protects against inadvertent writes during power-up or brown out conditions.

#### Note

14. The six consecutive address locations must be in the order listed.  $\overline{WE}$  must be HIGH during all six cycles to enable a non-volatile cycle.



## Maximum Ratings

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage temperature	-65 °C to +150 °C
Maximum accumulated storage time	
At 150 °C ambient temperature	1000 h
At 85 °C ambient temperature	20 Years
Maximum junction temperature	150 °C
Supply voltage on V <sub>CC</sub> relative to V <sub>SS</sub>	-0.5 V to 4.1 V
Voltage applied to outputs in high Z state	-0.5 V to V <sub>CC</sub> + 0.5 V
Input voltage	-0.5 V to V <sub>CC</sub> + 0.5 V

Transient voltage (< 20 ns) on any pin to ground potential	-2.0 V to V <sub>CC</sub> + 2.0 V
Package power dissipation capability (T <sub>A</sub> = 25 °C)	1.0 W
Surface mount Pb soldering temperature (3 Seconds)	+260 °C
DC output current (1 output at a time, 1s duration)	15 mA
Static discharge voltage (per MIL-STD-883, Method 3015)	> 2001 V
Latch-up current	> 200 mA

## Operating Range

Range	Ambient Temperature	V <sub>CC</sub>
Industrial	-40 °C to +85 °C	2.7 V to 3.6 V

## DC Electrical Characteristics

Over the [Operating Range](#)

Parameter	Description	Test Conditions	Min	Typ <sup>[15]</sup>	Max	Unit
V <sub>CC</sub>	Power supply		2.7	3.0	3.6	V
I <sub>CC1</sub>	Average V <sub>CC</sub> current	t <sub>RC</sub> = 20 ns t <sub>RC</sub> = 25 ns t <sub>RC</sub> = 45 ns Values obtained without output loads (I <sub>OUT</sub> = 0 mA)	-	-	70 70 52	mA mA mA
I <sub>CC2</sub>	Average V <sub>CC</sub> current during STORE	All inputs don't care, V <sub>CC</sub> = Max Average current for duration t <sub>STORE</sub>	-	-	10	mA
I <sub>CC3</sub>	Average V <sub>CC</sub> current at t <sub>RC</sub> = 200 ns, V <sub>CC(Typ)</sub> , 25 °C	All inputs cycling at CMOS levels. Values obtained without output loads (I <sub>OUT</sub> = 0 mA).	-	35	-	mA
I <sub>CC4</sub>	Average V <sub>CAP</sub> current during AutoStore cycle	All inputs don't care. Average current for duration t <sub>STORE</sub>	-	-	5	mA
I <sub>SB</sub>	V <sub>CC</sub> standby current	CE ≥ (V <sub>CC</sub> - 0.2 V). V <sub>IN</sub> ≤ 0.2 V or ≥ (V <sub>CC</sub> - 0.2 V). Standby current level after non-volatile cycle is complete. Inputs are static. f = 0 MHz.	-	-	5	mA
I <sub>IX</sub> <sup>[16]</sup>	Input leakage current (except HSB)	V <sub>CC</sub> = Max, V <sub>SS</sub> ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>	-1	-	+1	μA
	Input leakage current (for HSB)	V <sub>CC</sub> = Max, V <sub>SS</sub> ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>	-100	-	+1	μA
I <sub>OZ</sub>	Off-state output leakage current	V <sub>CC</sub> = Max, V <sub>SS</sub> ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> , CE or OE ≥ V <sub>IH</sub> or BHE/BLE ≥ V <sub>IH</sub> or WE ≤ V <sub>IL</sub>	-1	-	+1	μA
V <sub>IH</sub>	Input HIGH voltage		2.0	-	V <sub>CC</sub> + 0.5	V
V <sub>IL</sub>	Input LOW voltage		V <sub>SS</sub> - 0.5	-	0.8	V
V <sub>OH</sub>	Output HIGH voltage	I <sub>OUT</sub> = -2 mA	2.4	-	-	V
V <sub>OL</sub>	Output LOW voltage	I <sub>OUT</sub> = 4 mA	-	-	0.4	V

### Notes

15. Typical values are at 25 °C, V<sub>CC</sub> = V<sub>CC(Typ)</sub>. Not 100% tested.

16. The HSB pin has I<sub>OUT</sub> = -2 μA for V<sub>OH</sub> of 2.4 V when both active HIGH and LOW drivers are disabled. When they are enabled standard V<sub>OH</sub> and V<sub>OL</sub> are valid. This parameter is characterized but not tested.

## DC Electrical Characteristics (continued)

Over the [Operating Range](#)

Parameter	Description	Test Conditions	Min	Typ <sup>[15]</sup>	Max	Unit
$V_{CAP}^{[17]}$	Storage capacitor	Between $V_{CAP}$ pin and $V_{SS}$	61	68	180	$\mu\text{F}$
$V_{VCAP}^{[18, 19]}$	Maximum voltage driven on $V_{CAP}$ pin by the device	$V_{CC} = \text{Max}$	–	–	$V_{CC}$	V

## Data Retention and Endurance

Over the [Operating Range](#)

Parameter	Description	Min	Unit
$\text{DATA}_R$	Data retention	20	Years
$\text{NV}_C$	Non-volatile STORE operations	1,000	K

## Capacitance

Parameter <sup>[19]</sup>	Description	Test Conditions	Max	Unit
$C_{IN}$	Input capacitance (except $\overline{\text{BHE}}$ , $\overline{\text{BLE}}$ and HSB)	$T_A = 25^\circ\text{C}$ , $f = 1\text{ MHz}$ , $V_{CC} = V_{CC(\text{Typ})}$	7	pF
	Input capacitance (for $\overline{\text{BHE}}$ , $\overline{\text{BLE}}$ and HSB)		8	pF
$C_{OUT}$	Output capacitance (except HSB)		7	pF
	Output capacitance (for HSB)		8	pF

## Thermal Resistance

Parameter <sup>[19]</sup>	Description	Test Conditions	48-pin FBGA	44-pin TSOP II	54-pin TSOP II	Unit
$\Theta_{JA}$	Thermal resistance (junction to ambient)	Test conditions follow standard test methods and procedures for measuring thermal impedance, in accordance with EIA/JESD51.	46.09	43.3	42.03	$^\circ\text{C/W}$
$\Theta_{JC}$	Thermal resistance (junction to case)		7.84	5.56	6.08	$^\circ\text{C/W}$

### Notes

17. Min  $V_{CAP}$  value guarantees that there is a sufficient charge available to complete a successful AutoStore operation. Max  $V_{CAP}$  value guarantees that the capacitor on  $V_{CAP}$  is charged to a minimum voltage during a Power-Up RECALL cycle so that an immediate power-down cycle can complete a successful AutoStore. Therefore it is always recommended to use a capacitor within the specified min and max limits. Refer application note [AN43593](#) for more details on  $V_{CAP}$  options.
18. Maximum voltage on  $V_{CAP}$  pin ( $V_{VCAP}$ ) is provided for guidance when choosing the  $V_{CAP}$  capacitor. The voltage rating of the  $V_{CAP}$  capacitor across the operating temperature range should be higher than the  $V_{VCAP}$  voltage.
19. These parameters are guaranteed by design and are not tested.

## AC Test Loads

Figure 5. AC Test Loads



## AC Test Conditions

Input pulse levels ..... 0 V to 3 V  
 Input rise and fall times (10%–90%) .....  $\leq 3$  ns  
 Input and output timing reference levels ..... 1.5 V

## AC Switching Characteristics

Over the [Operating Range](#)

Parameters <sup>[20]</sup>		Description	20 ns		25 ns		45 ns		Unit
Cypress Parameter	Alt Parameter		Min	Max	Min	Max	Min	Max	
<b>SRAM Read Cycle</b>									
t <sub>ACE</sub>	t <sub>ACS</sub>	Chip enable access time	–	20	–	25	–	45	ns
t <sub>RC</sub> <sup>[21]</sup>	t <sub>RC</sub>	Read cycle time	20	–	25	–	45	–	ns
t <sub>AA</sub> <sup>[22]</sup>	t <sub>AA</sub>	Address access time	–	20	–	25	–	45	ns
t <sub>DOE</sub>	t <sub>OE</sub>	Output enable to data valid	–	10	–	12	–	20	ns
t <sub>OHA</sub> <sup>[22]</sup>	t <sub>OH</sub>	Output hold after address change	3	–	3	–	3	–	ns
t <sub>LZCE</sub> <sup>[23, 24]</sup>	t <sub>LZ</sub>	Chip enable to output active	3	–	3	–	3	–	ns
t <sub>HZCE</sub> <sup>[23, 24]</sup>	t <sub>HZ</sub>	Chip disable to output inactive	–	8	–	10	–	15	ns
t <sub>LZOE</sub> <sup>[23, 24]</sup>	t <sub>OLZ</sub>	Output enable to output active	0	–	0	–	0	–	ns
t <sub>HZOE</sub> <sup>[23, 24]</sup>	t <sub>OHZ</sub>	Output disable to output inactive	–	8	–	10	–	15	ns
t <sub>PU</sub> <sup>[23]</sup>	t <sub>PA</sub>	Chip enable to power active	0	–	0	–	0	–	ns
t <sub>PD</sub> <sup>[23]</sup>	t <sub>PS</sub>	Chip disable to power standby	–	20	–	25	–	45	ns
t <sub>DBE</sub>	–	Byte enable to data valid	–	10	–	12	–	20	ns
t <sub>LZBE</sub> <sup>[23]</sup>	–	Byte enable to output active	0	–	0	–	0	–	ns
t <sub>HZBE</sub> <sup>[23]</sup>	–	Byte disable to output inactive	–	8	–	10	–	15	ns
<b>SRAM Write Cycle</b>									
t <sub>WC</sub>	t <sub>WC</sub>	Write cycle time	20	–	25	–	45	–	ns
t <sub>PWE</sub>	t <sub>WP</sub>	Write pulse width	15	–	20	–	30	–	ns
t <sub>SCE</sub>	t <sub>CW</sub>	Chip enable to end of write	15	–	20	–	30	–	ns
t <sub>SD</sub>	t <sub>DW</sub>	Data setup to end of write	8	–	10	–	15	–	ns
t <sub>HD</sub>	t <sub>DH</sub>	Data hold after end of write	0	–	0	–	0	–	ns
t <sub>AW</sub>	t <sub>AW</sub>	Address setup to end of write	15	–	20	–	30	–	ns
t <sub>SA</sub>	t <sub>AS</sub>	Address setup to start of write	0	–	0	–	0	–	ns
t <sub>HA</sub>	t <sub>WR</sub>	Address hold after end of write	0	–	0	–	0	–	ns
t <sub>HZWE</sub> <sup>[23, 24, 25]</sup>	t <sub>WZ</sub>	Write enable to output disable	–	8	–	10	–	15	ns
t <sub>LZWE</sub> <sup>[23, 24]</sup>	t <sub>OW</sub>	Output active after end of write	3	–	3	–	3	–	ns
t <sub>BW</sub>	–	Byte enable to end of write	15	–	20	–	30	–	ns

### Notes

20. Test conditions assume signal transition time of 3 ns or less, timing reference levels of V<sub>CC</sub>/2, input pulse levels of 0 to V<sub>CC(typ)</sub>, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> and load capacitance shown in [Figure 5 on page 11](#).
21. WE must be HIGH during SRAM read cycles.
22. Device is continuously selected with CE, OE and BHE / BLE LOW.
23. These parameters are guaranteed by design but not tested.
24. Measured ±200 mV from steady state output voltage.
25. If WE is LOW when CE goes LOW, the outputs remain in the high impedance state.

## Switching Waveforms

Figure 6. SRAM Read Cycle No. 1 (Address Controlled) [26, 27, 28]




Figure 7. SRAM Read Cycle No. 2 ( $\overline{CE}$  and  $\overline{OE}$  Controlled) [26, 28, 29]



### Notes

26.  $\overline{WE}$  must be HIGH during SRAM read cycles.
27. Device is continuously selected with  $\overline{CE}$ ,  $\overline{OE}$  and  $\overline{BHE}/\overline{BLE}$  LOW.
28.  $\overline{HSB}$  must remain HIGH during read and write cycles.
29. BHE and BLE are applicable for  $\times 16$  configuration only.

Switching Waveforms (continued)

Figure 8. SRAM Write Cycle No. 1 ( $\overline{WE}$  Controlled) [30, 31, 32, 33]



Notes


30.  $\overline{BHE}$  and  $\overline{BLE}$  are applicable for  $\times 16$  configuration only.
31. HSB must remain HIGH during read and write cycles.
32. If  $\overline{WE}$  is LOW when  $\overline{CE}$  goes LOW, the outputs remain in the high impedance state.
33.  $\overline{CE}$  or  $\overline{WE}$  must be  $\geq V_{IH}$  during address transitions.

Switching Waveforms (continued)

Figure 9. SRAM Write Cycle No. 2 ( $\overline{\text{CE}}$  Controlled) [34, 35, 36, 37]



Figure 10. SRAM Write Cycle No. 3 ( $\overline{\text{BHE}}$  and  $\overline{\text{BLE}}$  Controlled) [34, 35, 36, 37]



Notes

- 34.  $\overline{\text{BHE}}$  and  $\overline{\text{BLE}}$  are applicable for  $\times 16$  configuration only.
- 35. If  $\overline{\text{WE}}$  is LOW when  $\overline{\text{CE}}$  goes LOW, the outputs remain in the high impedance state.
- 36.  $\overline{\text{HSB}}$  must remain HIGH during read and write cycles.
- 37.  $\overline{\text{CE}}$  or  $\overline{\text{WE}}$  must be  $\geq V_{IH}$  during address transitions.

## AutoStore/Power-Up RECALL

Over the [Operating Range](#)

Parameter	Description	20 ns		25 ns		45 ns		Unit
		Min	Max	Min	Max	Min	Max	
$t_{HRECALL}^{[38]}$	Power-Up RECALL duration	–	20	–	20	–	20	ms
$t_{STORE}^{[39]}$	STORE cycle duration	–	8	–	8	–	8	ms
$t_{DELAY}^{[40]}$	Time allowed to complete SRAM write cycle	–	20	–	25	–	25	ns
$V_{SWITCH}$	Low voltage trigger level	–	2.65	–	2.65	–	2.65	V
$t_{VCCRRISE}^{[41]}$	$V_{CC}$ rise time	150	–	150	–	150	–	$\mu$ s
$V_{HDIS}^{[41]}$	HSB output disable voltage	–	1.9	–	1.9	–	1.9	V
$t_{LZHSB}^{[41]}$	HSB to output active time	–	5	–	5	–	5	$\mu$ s
$t_{HHHD}^{[41]}$	HSB high active time	–	500	–	500	–	500	ns

## Switching Waveforms – AutoStore/Power-up RECALL

Figure 11. AutoStore or Power-Up RECALL <sup>[42]</sup>



### Notes

- 38.  $t_{HRECALL}$  starts from the time  $V_{CC}$  rises above  $V_{SWITCH}$ .
- 39. If an SRAM write has not taken place since the last non-volatile cycle, no AutoStore or Hardware STORE takes place.
- 40. On a Hardware STORE and AutoStore initiation, SRAM write operation continues to be enabled for time  $t_{DELAY}$ .
- 41. These parameters are guaranteed by design but not tested.
- 42. Read and write cycles are ignored during STORE, RECALL, and while  $V_{CC}$  is below  $V_{SWITCH}$ .
- 43. During power-up and power-down, HSB glitches when HSB pin is pulled up through an external resistor.



## Software Controlled STORE/RECALL Cycle

Over the [Operating Range](#)

Parameter <sup>[44, 45]</sup>	Description	20 ns		25 ns		45 ns		Unit
		Min	Max	Min	Max	Min	Max	
$t_{RC}$	STORE/RECALL initiation cycle time	20	–	25	–	45	–	ns
$t_{SA}$	Address setup time	0	–	0	–	0	–	ns
$t_{CW}$	Clock pulse width	15	–	20	–	30	–	ns
$t_{HA}$	Address hold time	0	–	0	–	0	–	ns
$t_{RECALL}$	RECALL duration	–	200	–	200	–	200	$\mu$ s

## Switching Waveforms – Software Controlled STORE/RECALL Cycle

Figure 12.  $\overline{CE}$  and  $\overline{OE}$  Controlled Software STORE/RECALL Cycle <sup>[45]</sup>



Figure 13. AutoStore Enable/Disable Cycle <sup>[45]</sup>



### Notes

44. The software sequence is clocked with  $\overline{CE}$  controlled or  $\overline{OE}$  controlled reads.

45. The six consecutive addresses must be read in the order listed in [Table 1 on page 7](#).  $\overline{WE}$  must be HIGH during all six consecutive cycles.

46. DQ output data at the sixth read may be invalid since the output is disabled at  $t_{DELAY}$  time.

## Hardware STORE Cycle

Over the [Operating Range](#)

Parameter	Description	20 ns		25 ns		45 ns		Unit
		Min	Max	Min	Max	Min	Max	
$t_{DHSB}$	HSB to output active time when write latch not set	–	20	–	25	–	25	ns
$t_{PHSB}$	Hardware STORE pulse width	15	–	15	–	15	–	ns
$t_{SS}$ [47, 48]	Soft sequence processing time	–	100	–	100	–	100	μs

## Switching Waveforms – Hardware STORE Cycle

Figure 14. Hardware STORE Cycle [49]



Figure 15. Soft Sequence Processing [47, 48]



### Notes

47. This is the amount of time it takes to take action on a soft sequence command.  $V_{CC}$  power must remain HIGH to effectively register command.  
 48. Commands such as STORE and RECALL lock out I/O until operation is complete which further increases this time. See the specific command.  
 49. If an SRAM write has not taken place since the last non-volatile cycle, no AutoStore or Hardware STORE takes place.

## Truth Table For SRAM Operations

$\overline{\text{HSB}}$  should remain HIGH for SRAM Operations.

**Table 2. Truth Table for × 8 Configuration**

$\overline{\text{CE}}$	$\overline{\text{WE}}$	$\overline{\text{OE}}$	Inputs/Outputs <sup>[50]</sup>	Mode	Power
H	X	X	High Z	Deselect/Power-down	Standby
L	H	L	Data out (DQ <sub>0</sub> –DQ <sub>7</sub> );	Read	Active
L	H	H	High Z	Output disabled	Active
L	L	X	Data in (DQ <sub>0</sub> –DQ <sub>7</sub> );	Write	Active

**Table 3. Truth Table for × 16 Configuration**

$\overline{\text{CE}}$	$\overline{\text{WE}}$	$\overline{\text{OE}}$	$\overline{\text{BHE}}$ <sup>[51]</sup>	$\overline{\text{BLE}}$ <sup>[51]</sup>	Inputs/Outputs <sup>[50]</sup>	Mode	Power
H	X	X	X	X	High Z	Deselect/Power-down	Standby
L	X	X	H	H	High Z	Output disabled	Active
L	H	L	L	L	Data out (DQ <sub>0</sub> –DQ <sub>15</sub> )	Read	Active
L	H	L	H	L	Data out (DQ <sub>0</sub> –DQ <sub>7</sub> ); DQ <sub>8</sub> –DQ <sub>15</sub> in High Z	Read	Active
L	H	L	L	H	Data out (DQ <sub>8</sub> –DQ <sub>15</sub> ); DQ <sub>0</sub> –DQ <sub>7</sub> in High Z	Read	Active
L	H	H	L	L	High Z	Output disabled	Active
L	H	H	H	L	High Z	Output disabled	Active
L	H	H	L	H	High Z	Output disabled	Active
L	L	X	L	L	Data in (DQ <sub>0</sub> –DQ <sub>15</sub> )	Write	Active
L	L	X	H	L	Data in (DQ <sub>0</sub> –DQ <sub>7</sub> ); DQ <sub>8</sub> –DQ <sub>15</sub> in High Z	Write	Active
L	L	X	L	H	Data in (DQ <sub>8</sub> –DQ <sub>15</sub> ); DQ <sub>0</sub> –DQ <sub>7</sub> in High Z	Write	Active

### Notes

50. Data DQ<sub>0</sub>–DQ<sub>7</sub> for × 8 configuration and Data DQ<sub>0</sub>–DQ<sub>15</sub> for × 16 configuration.  
 51. BHE and BLE are applicable for × 16 configuration only.

### Ordering Information

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
20	CY14B104LA-ZS20XIT	51-85087	44-pin TSOP II	Industrial
	CY14B104LA-ZS20XI	51-85087	44-pin TSOP II	
	CY14B104NA-ZS20XIT	51-85087	44-pin TSOP II	
	CY14B104NA-ZS20XI	51-85087	44-pin TSOP II	
	CY14B104NA-BA20XIT	51-85128	48-ball FBGA	
	CY14B104NA-BA20XI	51-85128	48-ball FBGA	
25	CY14B104LA-ZS25XIT	51-85087	44-pin TSOP II	
	CY14B104LA-ZS25XI	51-85087	44-pin TSOP II	
	CY14B104LA-BA25XIT	51-85128	48-ball FBGA	
	CY14B104LA-BA25XI	51-85128	48-ball FBGA	
	CY14B104NA-ZS25XIT	51-85087	44-pin TSOP II	
	CY14B104NA-ZS25XI	51-85087	44-pin TSOP II	
	CY14B104NA-BA25XIT	51-85128	48-ball FBGA	
	CY14B104NA-BA25XI	51-85128	48-ball FBGA	
	CY14B104NA-BA25I	51-85128	48-ball FBGA	
	CY14B104NA-BA25IT	51-85128	48-ball FBGA	
	CY14B104NA-ZSP25XIT	51-85160	54-pin TSOP II	
	CY14B104NA-ZSP25XI	51-85160	54-pin TSOP II	
45	CY14B104LA-ZS45XIT	51-85087	44-pin TSOP II	
	CY14B104LA-ZS45XI	51-85087	44-pin TSOP II	
	CY14B104LA-BA45XIT	51-85128	48-ball FBGA	
	CY14B104LA-BA45XI	51-85128	48-ball FBGA	
	CY14B104NA-ZS45XIT	51-85087	44-pin TSOP II	
	CY14B104NA-ZS45XI	51-85087	44-pin TSOP II	
	CY14B104NA-BA45XIT	51-85128	48-ball FBGA	
	CY14B104NA-BA45XI	51-85128	48-ball FBGA	
	CY14B104NA-ZSP45XIT	51-85160	54-pin TSOP II	
	CY14B104NA-ZSP45XI	51-85160	54-pin TSOP II	

**Ordering Code Definitions**

**CY 14 B 104 L A - ZS 20 X I T**



**Package Diagrams**

**Figure 16. 44-pin TSOP II Package Outline, 51-85087**



51-85087 \*E

Package Diagrams (continued)

Figure 17. 48-ball FBGA (6 × 10 × 1.2 mm) Package Outline, 51-85128



51-85128 \*G

**Package Diagrams** (continued)

**Figure 18. 54-pin TSOP II (22.4 × 11.84 × 1.0 mm) Package Outline, 51-85160**





## Acronyms

Acronym	Description
$\overline{\text{BHE}}$	byte high enable
$\overline{\text{BLE}}$	byte low enable
$\overline{\text{CE}}$	chip enable
CMOS	complementary metal oxide semiconductor
EIA	Electronic Industries Alliance
FBGA	fine-pitch ball grid array
$\overline{\text{HSB}}$	hardware store busy
I/O	input/output
nvSRAM	non-volatile static random access memory
$\overline{\text{OE}}$	output enable
RoHS	restriction of hazardous substances
RWI	read and write inhibited
SRAM	static random access memory
TSOP	thin small outline package
$\overline{\text{WE}}$	write enable

## Document Conventions

### Units of Measure

Symbol	Unit of Measure
°C	degree Celsius
Hz	hertz
kHz	kilohertz
k $\Omega$	kilohm
MHz	megahertz
$\mu\text{A}$	microampere
$\mu\text{F}$	microfarad
$\mu\text{s}$	microsecond
mA	milliampere
ms	millisecond
ns	nanosecond
$\Omega$	ohm
%	percent
pF	picofarad
sec	second
V	volt
W	watt

## Document History Page

Document Title: CY14B104LA/CY14B104NA, 4-Mbit (512K × 8/256K × 16) nvSRAM				
Document Number: 001-49918				
Rev.	ECN	Orig. of Change	Submission Date	Description of Change
**	2606696	GVCH / PYRS	11/13/08	New data sheet.
*A	2672700	GVCH / PYRS	03/12/09	Added Best Practices. Updated <a href="#">AC Switching Characteristics</a> (Added Note 23 and referred the same note in $t_{LZCE}$ , $t_{HZCE}$ , $t_{LZOE}$ , and $t_{HZOE}$ parameters). Updated <a href="#">Ordering Information</a> (Updated part numbers).
*B	2710274	GVCH / AESA	05/22/09	Changed status from Preliminary to Final. Updated <a href="#">Device Operation</a> (Updated <a href="#">AutoStore Operation</a> (Updated description (Added Note))). Updated <a href="#">DC Electrical Characteristics</a> (Updated test condition for $I_{SB}$ parameter, updated Note 15). Updated <a href="#">AutoStore/Power-Up RECALL</a> (Added Note 41 and referred the same note in $t_{VCCRRISE}$ , $t_{LZHSB}$ and $t_{HHHD}$ parameters, updated description of $V_{HDIS}$ parameter). Updated <a href="#">Switching Waveforms – Software Controlled STORE/RECALL Cycle</a> (Updated Figure 12).
*C	2738586	GVCH	07/15/09	Updated <a href="#">Device Operation</a> (Updated <a href="#">Hardware STORE Operation</a> (Updated description), updated <a href="#">Software STORE</a> (Updated description)). Updated <a href="#">AutoStore/Power-Up RECALL</a> (Updated description of $t_{DELAY}$ parameter, updated Note 40). Updated <a href="#">Switching Waveforms – Software Controlled STORE/RECALL Cycle</a> (Added Note 46 and referred the same note in Figure 12 and Figure 13).
*D	2758397	GVCH / AESA	09/01/09	Updated <a href="#">Features</a> (Removed commercial temperature related information). Updated <a href="#">Operating Range</a> (Removed commercial temperature related information). Updated <a href="#">DC Electrical Characteristics</a> (Removed commercial temperature related information). Updated <a href="#">Ordering Information</a> (Updated part numbers).
*E	2773362	GVCH	10/06/09	Updated <a href="#">Ordering Information</a> (Added 20 ns parts in a 48-ball FBGA package).
*F	2826364	GVCH / PYRS	12/11/09	Updated <a href="#">Features</a> (Changed STORE cycles to QuantumTrap from 200K to 1 Million).
*G	2923475	GVCH / AESA	04/27/2010	Updated <a href="#">Pin Definitions</a> (Added more clarity on $\overline{HSB}$ pin operation). Updated <a href="#">Device Operation</a> (Updated <a href="#">Hardware STORE Operation</a> (added more clarity on $\overline{HSB}$ pin operation), updated Table 1 (added more clarity on $\overline{BHE}/\overline{BLE}$ pin operation)). Updated <a href="#">Switching Waveforms – AutoStore/Power-up RECALL</a> ( $\overline{HSB}$ pin operation in Figure 11 and updated Note 43). Updated <a href="#">Package Diagrams</a> Updated <a href="#">Sales, Solutions, and Legal Information</a> .
*H	3132368	GVCH	01/10/2011	Updated <a href="#">Pinouts</a> (Removed the reference of Note 5 in Figure 1). Updated <a href="#">Capacitance</a> (Included input capacitance for $\overline{BHE}$ , $\overline{BLE}$ and $\overline{HSB}$ pin, output capacitance for $\overline{HSB}$ pin). Updated <a href="#">Switching Waveforms – AutoStore/Power-up RECALL</a> (Fixed typo error in Figure 11). Added <a href="#">Acronyms</a> and <a href="#">Units of Measure</a> .

**Document History Page** (continued)

Document Title: CY14B104LA/CY14B104NA, 4-Mbit (512K × 8/256K × 16) nvSRAM Document Number: 001-49918				
Rev.	ECN	Orig. of Change	Submission Date	Description of Change
*I	3305495	GVCH	07/07/2011	Updated <a href="#">DC Electrical Characteristics</a> (Added Note 17 and referred the same note in V <sub>CAP</sub> parameter). Updated <a href="#">AC Switching Characteristics</a> (Added Note 20 and referred the same note in Parameters). Updated <a href="#">Thermal Resistance</a> (Values of $\Theta_{JA}$ for all packages). Updated <a href="#">Package Diagrams</a> .
*J	3389991	GVCH	09/30/2011	Updated <a href="#">Package Diagrams</a> . Completing Sunset Review.
*K	3514367	GVCH	02/01/2012	Removed Best Practices. Updated <a href="#">Ordering Information</a> (Updated part numbers).
*L	3643590	GVCH	06/13/2012	Updated <a href="#">DC Electrical Characteristics</a> (Added V <sub>V<sub>CAP</sub></sub> parameter and its details, added Note 18 and referred the same note in V <sub>V<sub>CAP</sub></sub> parameter).
*M	3724900	GVCH	09/03/2012	Updated <a href="#">Maximum Ratings</a> (Changed “Ambient temperature with power applied” to “Maximum junction temperature”). Updated <a href="#">Package Diagrams</a> (spec 51-85087 (Changed revision from *D to *E), spec 51-85160 (Changed revision from *C to *D)). Completing Sunset Review.
*N	4563189	GVCH	11/06/2014	Updated <a href="#">Functional Description</a> : Added “For a complete list of related documentation, click <a href="#">here</a> .” at the end. Updated <a href="#">Package Diagrams</a> : spec 51-85160 – Changed revision from *D to *E.
*O	5735377	GVCH	05/12/2017	Updated <a href="#">Package Diagrams</a> : spec 51-85128 – Changed revision from *F to *G. Updated to new template.

## Sales, Solutions, and Legal Information

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

#### Products

ARM® Cortex® Microcontrollers	<a href="http://cypress.com/arm">cypress.com/arm</a>
Automotive	<a href="http://cypress.com/automotive">cypress.com/automotive</a>
Clocks & Buffers	<a href="http://cypress.com/clocks">cypress.com/clocks</a>
Interface	<a href="http://cypress.com/interface">cypress.com/interface</a>
Internet of Things	<a href="http://cypress.com/iot">cypress.com/iot</a>
Memory	<a href="http://cypress.com/memory">cypress.com/memory</a>
Microcontrollers	<a href="http://cypress.com/mcu">cypress.com/mcu</a>
PSoC	<a href="http://cypress.com/psoc">cypress.com/psoc</a>
Power Management ICs	<a href="http://cypress.com/pmic">cypress.com/pmic</a>
Touch Sensing	<a href="http://cypress.com/touch">cypress.com/touch</a>
USB Controllers	<a href="http://cypress.com/usb">cypress.com/usb</a>
Wireless Connectivity	<a href="http://cypress.com/wireless">cypress.com/wireless</a>

#### PSoC® Solutions

[PSoC 1](#) | [PSoC 3](#) | [PSoC 4](#) | [PSoC 5LP](#)

#### Cypress Developer Community

[Forums](#) | [WICED IOT Forums](#) | [Projects](#) | [Video](#) | [Blogs](#) | [Training](#) | [Components](#)

#### Technical Support

[cypress.com/support](http://cypress.com/support)

© Cypress Semiconductor Corporation, 2008–2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit [cypress.com](http://cypress.com). Other names and brands may be claimed as property of their respective owners.