

ISL59910, ISL59913

Triple Differential Receiver/Equalizer

FN6406

Rev 0.00

December 15, 2006

The ISL59910 and ISL59913 are triple channel differential receivers and equalizers. They each contain three high speed differential receivers with five programmable poles. The outputs of these pole blocks are then summed into an output buffer. The equalization length is set with the voltage on a single pin. The ISL59910 and ISL59913 output can also be put into a high impedance state, enabling multiple devices to be connected in parallel and used in multiplexing application.

The gain can be adjusted up or down on each channel by 6dB using its V_{GAIN} control signal. In addition, a further 6dB of gain can be switched in to provide a matched drive into a cable.

The ISL59910 and ISL59913 have a bandwidth of 150MHz and consume just 108mA on ±5V supply. A single input voltage is used to set the compensation levels for the required length of cable.

The ISL59910 is a special version of the ISL59913 that decodes syncs encoded onto the common modes of three pairs of CAT-5 cable by the EL4543. (Refer to the EL4543 datasheet for details.)

The ISL59910 and ISL59913 are available in a 28 Ld QFN package and are specified for operation over the full -40°C to +85°C temperature range.


Features

- 150MHz -3dB bandwidth
- CAT-5 compensation
 - 100MHz @ 600 ft
 - 135MHz @ 300 ft
- 108mA supply current
- Differential input range 3.2V
- Common mode input range -4V to +3.5V
- ±5V supply
- Output to within 1.5V of supplies
- Available in 28 Ld QFN package
- Pb-free plus anneal available (RoHS compliant)

Applications

- Twisted-pair receiving/equalizer
- KVM (Keyboard/Video/Mouse)
- VGA over twisted-pair
- Security video

Pinouts



EXPOSED DIEPLATE SHOULD BE CONNECTED TO -5V

Ordering Information

| PART NUMBER | PART MARKING | TAPE & REEL | PACKAGE | PKG. DWG. # |
|--------------------------|--------------|-------------|------------------------|-------------|
| ISL59910IRZ (Note) | 59910 CRZ | - | 28 Ld QFN (Pb-free) | MDP0046 |
| ISL59910IRZ-T7 (Note) | 59910 CRZ | 7" | 28 Ld QFN (Pb-free) | MDP0046 |
| ISL59913IRZ (Note) | 59913 CRZ | - | 28 Ld QFN (Pb-free) | MDP0046 |
| ISL59913IRZ-T7 (Note) | 59913 CRZ | 7" | 28 Ld QFN (Pb-free) | MDP0046 |

NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

Absolute Maximum Ratings ($T_A = +25^\circ\text{C}$)

| | |
|---|--|
| Supply Voltage between V_{S+} and V_{S-} | 12V |
| Maximum Continuous Output Current per Channel | 30mA |
| Power Dissipation | See Curves |
| Pin Voltages | $V_{S-} -0.5\text{V}$ to $V_{S+} +0.5\text{V}$ |
| Storage Temperature | -65°C to $+150^\circ\text{C}$ |

Operating Conditions

| | |
|-------------------------------------|--|
| Ambient Operating Temperature | -40°C to $+85^\circ\text{C}$ |
| Die Junction Temperature | $+150^\circ\text{C}$ |

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typ values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore: $T_J = T_C = T_A$

Electrical Specifications $V_{SA+} = V_{A+} = +5\text{V}$, $V_{SA-} = V_{A-} = -5\text{V}$, $T_A = +25^\circ\text{C}$, exposed die plate = -5V , unless otherwise specified.

| PARAMETER | DESCRIPTION | CONDITIONS | MIN | TYP | MAX | UNIT |
|-------------------------------|--|--|----------------------|-----------|-------------|-------------------|
| AC PERFORMANCE | | | | | | |
| BW | Bandwidth | (See Figure 1) | | 150 | | MHz |
| SR | Slew Rate | $V_{IN} = -1\text{V}$ to $+1\text{V}$, $V_G = 0.39$, $V_C = 0$, $R_L = 75 + 75\Omega$ | | 1.5 | | kV/ μs |
| THD | Total Harmonic Distortion | 10MHz 2V _{p-p} out, $V_G = 1\text{V}$, X2 gain, $V_C = 0$ | | -50 | | dBc |
| DC PERFORMANCE | | | | | | |
| $V(V_{OUT})_{OS}$ | Offset Voltage | X2 = high, no equalization | -110 | -15 | +110 | mV |
| ΔV_{OS} | Channel-to-Channel Offset Matching | X2 = high, no equalization | -140 | 0 | +140 | mV |
| INPUT CHARACTERISTICS | | | | | | |
| CMIR | Common-Mode Input Range | | | -4/+3.5 | | V |
| O_{NOISE} | Output Noise | $V_G = 0\text{V}$, $V_C = 0\text{V}$, X2 = HIGH, $R_{LOAD} = 150\Omega$, Input 50 Ω to GND, 10MHz | | -110 | | dBm |
| CMRR | Common-Mode Rejection Ratio | Measured at 10kHz | | -80 | | dB |
| CMRR | Common-Mode Rejection Ratio | Measured at 10MHz | | -55 | | dB |
| CMBW | CM Amplifier Bandwidth | 10k 10pF load | | 50 | | MHz |
| CM_{SLEW} | CM Slew Rate | Measured @ $+1\text{V}$ to -1V | | 100 | | V/ μs |
| C_{INDIFF} | Differential Input Capacitance | Capacitance V_{INP} to V_{INM} | | 600 | | fF |
| R_{INDIFF} | Differential Input Resistance | Resistance V_{INP} to V_{INM} | 1 | | | M Ω |
| C_{INCM} | CM Input Capacitance | Capacitance $V_{INP} = V_{INM}$ to GND | | 1.2 | | pF |
| R_{INCM} | CM Input Resistance | Resistance $V_{INP} = V_{INM}$ to GND | 1 | | | M Ω |
| $+I_{IN}$ | Positive Input Current | DC bias @ $V_{INP} = V_{INM} = 0\text{V}$ | | 1 | | μA |
| $-I_{IN}$ | Negative Input Current | DC bias @ $V_{INP} = V_{INM} = 0\text{V}$ | | 1 | | μA |
| V_{INDIFF} | Differential Input Range | $V_{INP} - V_{INM}$ when slope gain falls to 0.9 | 2.5 | | | V |
| OUTPUT CHARACTERISTICS | | | | | | |
| $V(V_{OUT})$ | Output Voltage Swing | $R_L = 150\Omega$ | | ± 3.5 | | V |
| $I(V_{OUT})$ | Output Drive Current | $R_L = 10\Omega$, $V_{INP} = 1\text{V}$, $V_{INM} = 0\text{V}$, X2 = high, $V_G = 0.39$ | 50 | 60 | | mA |
| $R(V_{CM})$ | CM Output Resistance of VCM_R/G/B (ISL59913 only) | at 100kHz | | 30 | | Ω |
| Gain | Gain | $V_C = 0$, $V_G = 0.39$, X2 = 5, $R_L = 150\Omega$ | 0.85 | 1.0 | 1.1 | |
| $\Delta\text{Gain @ DC}$ | Channel-to-Channel Gain Matching | $V_C = 0$, $V_G = 0.39$, X2 = 5, $R_L = 150\Omega$ | | 3 | 8 | % |
| $\Delta\text{Gain @ 15MHz}$ | Channel-to-Channel Gain Matching | $V_C = 0.6$, $V_G = 0.39$, X2 = 5, $R_L = 150\Omega$, Frequency = 15MHz | | 3 | 11 | % |
| $V(\text{SYNC})_{HI}$ | High Level output on V/H _{OUT} (ISL59910 only) | | $V(V_{SP})$ -0.1V | | $V(V_{SP})$ | |

Electrical Specifications $V_{SA+} = V_{A+} = +5V$, $V_{SA-} = V_{A-} = -5V$, $T_A = +25^{\circ}C$, exposed die plate = -5V, unless otherwise specified.

| PARAMETER | DESCRIPTION | CONDITIONS | MIN | TYP | MAX | UNIT |
|--|--|--|-----------------|-----|------------------------|---------|
| $V(SYNC)_{LO}$ | Low Level output on V_{HOUT} (ISL59910 only) | | $V(SYNC)_{REF}$ | | $V(SYNC)_{REF} + 0.1V$ | |
| SUPPLY | | | | | | |
| I_{SON} | Supply Current per Channel | $V_{ENBL} = 5, V_{INM} = 0$ | 32 | 36 | 39 | mA |
| I_{SOFF} | Supply Current per Channel | $V_{ENBL} = 0, V_{INM} = 0$ | 0.2 | | 0.4 | mA |
| PSRR | Power Supply Rejection Ratio | DC to 100kHz, $\pm 5V$ supply | | 65 | | dB |
| LOGIC CONTROL PINS (ENABLE, X2) | | | | | | |
| V_{HI} | Logic High Level | $V_{IN} - V_{LOGIC}$ ref for guaranteed high level | 1.4 | | | V |
| V_{LOW} | Logic Low Level | $V_{IN} - V_{LOGIC}$ ref for guaranteed low level | | | 0.8 | V |
| I_{LOGICH} | Logic High Input Current | $V_{IN} = 5V, V_{LOGIC} = 0V$ | | | 50 | μA |
| I_{LOGICL} | Logic Low Input Current | $V_{IN} = 0V, V_{LOGIC} = 0V$ | | | 15 | μA |

Pin Descriptions

| PIN NUMBER | ISL59910 | | ISL59913 | |
|------------|----------|---|----------|---|
| | PIN NAME | PIN FUNCTION | PIN NAME | PIN FUNCTION |
| 1 | VSMO_B | -5V to blue output buffer | VSMO_B | -5V to blue output buffer |
| 2 | VOUT_B | Blue output voltage referenced to 0V pin | VOUT_B | Blue output voltage referenced to 0V pin |
| 3 | VSPO_B | +5V to blue output buffer | VSPO_B | +5V to blue output buffer |
| 4 | VSPO_G | +5V to green output buffer | VSPO_G | +5V to green output buffer |
| 5 | VOUT_G | Green output voltage referenced to 0V pin | VOUT_G | Green output voltage referenced to 0V pin |
| 6 | VSMO_G | -5V to green output buffer | VSMO_G | -5V to green output buffer |
| 7 | VSMO_R | -5V to red output buffer | VSMO_R | -5V to red output buffer |
| 8 | VOUT_R | Red output voltage referenced to 0V pin | VOUT_R | Red output voltage referenced to 0V pin |
| 9 | VSPO_R | +5V to red output buffer | VSPO_R | +5V to red output buffer |
| 10 | VCTRL | Equalization control voltage (0V to 0.95V) | VCTRL | Equalization control voltage (0V to 0.95V) |
| 11 | VREF | Reference voltage for logic signals, V_{CTRL} and V_{GAIN} pins | VREF | Reference voltage for logic signals, V_{CTRL} and V_{GAIN} pins |
| 12 | VGAIN_R | Red channel gain voltage (0V to 1V) | VGAIN_R | Red channel gain voltage (0V to 1V) |
| 13 | VGAIN_G | Green channel gain voltage (0V to 1V) | VGAIN_G | Green channel gain voltage (0V to 1V) |
| 14 | VGAIN_B | Blue channel gain voltage (0V to 1V) | VGAIN_B | Blue channel gain voltage (0V to 1V) |
| 15 | VSM | -5V to core of chip | VSM | -5V to core of chip |
| 16 | VINP_R | Red positive differential input | VINP_R | Red positive differential input |
| 17 | VINM_R | Red negative differential input | VINM_R | Red negative differential input |
| 18 | VINP_G | Green positive differential input | VINP_G | Green positive differential input |
| 19 | VINM_G | Green negative differential input | VINM_G | Green negative differential input |
| 20 | VINP_B | Blue positive differential input | VINP_B | Blue positive differential input |
| 21 | VINM_B | Blue negative differential input | VINM_B | Blue negative differential input |
| 22 | VSP | +5V to core of chip | VSP | +5V to core of chip |
| 23 | HOUT | Decoded Horizontal sync referenced to SYNCREF | VCM_R | Red common-mode voltage at inputs |
| 24 | VOUT | Decoded Vertical sync referenced to SYNCREF | VCM_G | Green common-mode voltage at inputs |
| 25 | SYNCREF | Reference level for H_{OUT} and V_{OUT} logic outputs | VCM_B | Blue common-mode voltage at inputs |

Pin Descriptions (Continued)

| PIN NUMBER | ISL59910 | | ISL59913 | |
|-------------|----------|--|----------|--|
| | PIN NAME | PIN FUNCTION | PIN NAME | PIN FUNCTION |
| 26 | X2 | Logic signal for x1/x2 output gain setting | X2 | Logic signal for x1/x2 output gain setting |
| 27 | ENABLE | Chip enable logic signal | ENABLE | Chip enable logic signal |
| 28 | 0V | 0V reference for output voltage | 0V | 0V reference for output voltage |
| Thermal Pad | | Must be connected to -5V | | |

Typical Performance Curves




FIGURE 1. FREQUENCY RESPONSE OF ALL CHANNELS




FIGURE 2. GAIN vs FREQUENCY ALL CHANNELS




FIGURE 3. GAIN vs FREQUENCY FOR VARIOUS V_{CTRL}




FIGURE 4. GAIN vs FREQUENCY FOR VARIOUS V_{CTRL} AND V_{GAIN}

Typical Performance Curves (Continued)




FIGURE 5. GAIN vs FREQUENCY FOR VARIOUS V_{CTRL} AND CABLE LENGTHS




FIGURE 6. CHANNEL MISMATCH




FIGURE 7. OFFSET vs V_{CTRL}




FIGURE 8. DC GAIN vs V_{GAIN}




FIGURE 9. HARMONIC DISTORTION vs FREQUENCY




FIGURE 10. OUTPUT NOISE

Typical Performance Curves (Continued)




FIGURE 11. COMMON-MODE REJECTION




FIGURE 12. CM AMPLIFIER BANDWIDTH




FIGURE 13. (+)PSRR vs FREQUENCY




FIGURE 14. (-)PSRR vs FREQUENCY




FIGURE 15. BLUE CROSSTALK (CABLE LENGTH = 3ft.)




FIGURE 16. BLUE CROSSTALK (CABLE LENGTH = 600ft.)

Typical Performance Curves (Continued)



FIGURE 17. GREEN CROSSTALK (CABLE LENGTH = 3ft.)




FIGURE 18. GREEN CROSSTALK (CABLE LENGTH = 600ft.)




FIGURE 19. RED CROSSTALK (CABLE LENGTH = 3ft.)




FIGURE 20. RED CROSSTALK (CABLE LENGTH = 600ft.)




FIGURE 21. RISE TIME AND FALL TIME




FIGURE 22. PULSE RESPONSE FOR VARIOUS CABLE LENGTHS

Typical Performance Curves (Continued)




FIGURE 23. PACKAGE POWER DISSIPATION vs AMBIENT TEMPERATURE




FIGURE 24. PACKAGE POWER DISSIPATION vs AMBIENT TEMPERATURE

Applications Information

Logic Control

The ISL59913 has two logical input pins, Chip Enable (ENABLE) and Switch Gain (X2). The logic circuits all have a nominal threshold of 1.1V above the potential of the logic reference pin (VREF). In most applications it is expected that this chip will run from a +5V, 0V, -5V supply system with logic being run between 0V and +5V. In this case the logic reference voltage should be tied to the 0V supply. If the logic is referenced to the -5V rail, then the logic reference should be connected to -5V. The logic reference pin sources about 60 μ A and this will rise to about 200 μ A if all inputs are true (positive).

The logic inputs all source up to 10 μ A when they are held at the logic reference level. When taken positive, the inputs sink a current dependent on the high level, up to 50 μ A for a high level 5V above the reference level.

The logic inputs, if not used, should be tied to the appropriate voltage in order to define their state.

Control Reference and Signal Reference

Analog control voltages are required to set the equalizer and contrast levels. These signals are voltages in the range 0V to 1V, which are referenced to the control reference pin. It is expected that the control reference pin will be tied to 0V and the control voltage will vary from 0V to 1V. It is, however, acceptable to connect the control reference to any potential between -5V and 0V to which the control voltages are referenced.

The control voltage pins themselves are high impedance. The control reference pin will source between 0 μ A and 200 μ A depending on the control voltages being applied.

The control reference and logic reference effectively remove the necessity for the 0V rail and operation from \pm 5V (or 0V and 10V)

only is possible. However we still need a further reference to define the 0V level of the single ended output signal. The reference for the output signal is provided by the 0V pin. The output stage cannot pull fully up or down to either supply so it is important that the reference is positioned to allow full output swing. The 0V reference should be tied to a 'quiet ground' as any noise on this pin is transferred directly to the output. The 0V pin is a high impedance pin and draws DC bias currents of a few μ A and similar levels of AC current.

Equalizing

When transmitting a signal across a twisted pair cable, it is found that the high frequency (above 1MHz) information is attenuated more significantly than the information at low frequencies. The attenuation is predominantly due to resistive skin effect losses and has a loss curve which depends on the resistivity of the conductor, surface condition of the wire and the wire diameter. For the range of high performance twisted pair cables based on 24awg copper wire (CAT-5 etc). These parameters vary only a little between cable types and in general cables exhibit the same frequency dependence of loss. (The lower loss cables can be compared with somewhat longer lengths of their more lossy brothers.) This enables a single equalizing law equation to be built into the ISL59913.

With a control voltage applied between pins VCTRL and VREF, the frequency dependence of the equalization is shown in Figure 8. The equalization matches the cable loss up to about 100MHz. Above this, system gain is rolled off rapidly to reduce noise bandwidth. The roll-off occurs more rapidly for higher control voltages, thus the system (cable + equalizer) bandwidth reduces as the cable length increases. This is desirable, as noise becomes an increasing issue as the equalization increases.

Contrast

By varying the voltage between pins VGAIN and VREF, the gain of the signal path can be changed in the ratio 4:1. The gain change varies almost linearly with control voltage. For normal operation it is anticipated the X2 mode will be selected and the output load will be back matched. A unity gain to the output load will then be achieved with a gain control voltage of about 0.35V. This allows the gain to be trimmed up or down by 6dB to compensate for any gain/loss errors that affect the contrast of the video signal. Figure 26 shows an example plot of the gain to the load with gain control voltage.




FIGURE 25. VARIATION OF GAIN WITH GAIN CONTROL VOLTAGE

Common Mode Sync Decoding

The ISL59910 features common mode decoding to allow horizontal and vertical synchronization information, which has been encoded on the three differential inputs by the EL4543, to be decoded. The entire RGB video signal can therefore be transmitted, along with the associated synchronization information, by using just three twisted pairs.

Decoding is based on the EL4543 encoding scheme, as described in Figure 26 and Table 1. The scheme is a three-level system, which has been designed such that the sum of the common mode voltages results in a fixed average DC level with no AC content. This eliminates the effect of EMI radiation into the common mode signals along the twisted pairs of the cable

The common mode voltages are initially extracted by the ISL59910 from the three input pairs. These are then passed to an

internal logic decoding block to provide Horizontal and Vertical sync output signals (H_{OUT} and V_{OUT}).




FIGURE 26. H AND V SYNC ENCODED

TABLE 1. H AND V SYNC DECODING

| RED CM | GREEN CM | BLUE CM | H _{SYNC} | V _{SYNC} |
|--------|----------|---------|-------------------|-------------------|
| Mid | High | Low | Low | Low |
| High | Low | Mid | Low | High |
| Low | High | Mid | High | Low |
| Mid | Low | High | High | High |

NOTE: Level 'Mid' is halfway between 'High' and 'Low'

Power Dissipation

The ISL59910 and ISL59913 are designed to operate with $\pm 5V$ supply voltages. The supply currents are tested in production and guaranteed to be less than 39mA per channel. Operating at $\pm 5V$ power supply, the total power dissipation is:

$$PD_{MAX} = 3 \times \left[2 \times V_S \times I_{S_{MAX}} + (V_S - V_{OUTMAX}) \times \frac{V_{OUTMAX}}{R_L} \right] \quad (\text{EQ. 1})$$

where:

- PD_{MAX} = Maximum power dissipation
- V_S = Supply voltage = 5V
- I_{MAX} = Maximum quiescent supply current per channel = 39mA
- V_{OUTMAX} = Maximum output voltage swing of the application = 2V

R_L = Load resistance = 150 Ω

$$PD_{MAX} = 1.29W \quad (\text{EQ. 2})$$

θ_{JA} required for long term reliable operation can be calculated. This is done using Equation 3:

Where

$$\theta_{JA} = \frac{(T_j - T_a)}{PD} = 50.4CW \quad (\text{EQ. 3})$$

T_j is the maximum junction temperature (+150°C)

T_a is the maximum ambient temperature (+85°C)

For a QFN 28 package in a properly layout PCB heatsinking copper area, +37°C/W θ_{JA} thermal resistance can be achieved. To disperse the heat, the bottom heatspreader must be soldered to the PCB. Heat flows through the heatspreader to the circuit board copper then spreads and converts to air. Thus the PCB copper plane becomes the heatsink. This has proven to be a very effective technique. A separate application note details the 28 Ld QFN. PCB design considerations are available.

© Copyright Intersil Americas LLC 2006. All Rights Reserved.

All trademarks and registered trademarks are the property of their respective owners.





For additional products, see www.intersil.com/en/products.html

Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at www.intersil.com/en/support/qualandreliability.html

Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

QFN (Quad Flat No-Lead) Package Family



MDP0046

**QFN (QUAD FLAT NO-LEAD) PACKAGE FAMILY
(COMPLIANT TO JEDEC MO-220)**

| SYMBOL | QFN44 | QFN38 | QFN32 | | TOLERANCE | NOTES |
|--------|-------|-------|-------|-----------|-------------|-------|
| A | 0.90 | 0.90 | 0.90 | 0.90 | ±0.10 | - |
| A1 | 0.02 | 0.02 | 0.02 | 0.02 | +0.03/-0.02 | - |
| b | 0.25 | 0.25 | 0.23 | 0.22 | ±0.02 | - |
| c | 0.20 | 0.20 | 0.20 | 0.20 | Reference | - |
| D | 7.00 | 5.00 | 8.00 | 5.00 | Basic | - |
| D2 | 5.10 | 3.80 | 5.80 | 3.60/2.48 | Reference | 8 |
| E | 7.00 | 7.00 | 8.00 | 6.00 | Basic | - |
| E2 | 5.10 | 5.80 | 5.80 | 4.60/3.40 | Reference | 8 |
| e | 0.50 | 0.50 | 0.80 | 0.50 | Basic | - |
| L | 0.55 | 0.40 | 0.53 | 0.50 | ±0.05 | - |
| N | 44 | 38 | 32 | 32 | Reference | 4 |
| ND | 11 | 7 | 8 | 7 | Reference | 6 |
| NE | 11 | 12 | 8 | 9 | Reference | 5 |

| SYMBOL | QFN28 | QFN24 | QFN20 | | QFN16 | TOLERANCE | NOTES |
|--------|-------|-------|-------|------|-------|-------------|-------|
| A | 0.90 | 0.90 | 0.90 | 0.90 | 0.90 | ±0.10 | - |
| A1 | 0.02 | 0.02 | 0.02 | 0.02 | 0.02 | +0.03/-0.02 | - |
| b | 0.25 | 0.25 | 0.30 | 0.25 | 0.33 | ±0.02 | - |
| c | 0.20 | 0.20 | 0.20 | 0.20 | 0.20 | Reference | - |
| D | 4.00 | 4.00 | 5.00 | 4.00 | 4.00 | Basic | - |
| D2 | 2.65 | 2.80 | 3.70 | 2.70 | 2.40 | Reference | - |
| E | 5.00 | 5.00 | 5.00 | 4.00 | 4.00 | Basic | - |
| E2 | 3.65 | 3.80 | 3.70 | 2.70 | 2.40 | Reference | - |
| e | 0.50 | 0.50 | 0.65 | 0.50 | 0.65 | Basic | - |
| L | 0.40 | 0.40 | 0.40 | 0.40 | 0.60 | ±0.05 | - |
| N | 28 | 24 | 20 | 20 | 16 | Reference | 4 |
| ND | 6 | 5 | 5 | 5 | 4 | Reference | 6 |
| NE | 8 | 7 | 5 | 5 | 4 | Reference | 5 |

Rev 10 12/04

NOTES:

1. Dimensioning and tolerancing per ASME Y14.5M-1994.
2. Tiebar view shown is a non-functional feature.
3. Bottom-side pin #1 I.D. is a diepad chamfer as shown.
4. N is the total number of terminals on the device.
5. NE is the number of terminals on the "E" side of the package (or Y-direction).
6. ND is the number of terminals on the "D" side of the package (or X-direction). ND = (N/2)-NE.
7. Inward end of terminal may be square or circular in shape with radius (b/2) as shown.
8. If two values are listed, multiple exposed pad options are available. Refer to device-specific datasheet.