### 2.8 V to 5.5 V Input 5 A Synchronous Buck Regulator

## DESCRIPTION

The SiP12108 is a high frequency current-mode constant on-time (CM-COT) synchronous buck regulator with integrated high-side and low-side power MOSFETs. Its power stage is capable of supplying 5 A continuous current at 4 MHz switching frequency. This regulator produces an adjustable output voltage down to 0.6 V from 2.8 V to 5.5 V input rail to accommodate a variety of applications, including computing, consumer electronics, telecom, and industrial.
SiP12108's CM-COT architecture delivers ultra-fast transient response with minimum output capacitance and tight ripple regulation at very light load. The part is stable with any capacitor type and no ESR network is required for loop stability. The device also incorporates a power saving scheme that significantly increases light load efficiency.
The SiP12108 integrates a full protection feature set, including output overvoltage protection (OVP), output under voltage protection (UVP) and thermal shutdown (OTP). The "A" version of the device, SiP12108A, does not have the UVP feature. They also incorporate UVLO for the input rail and an internal soft-start ramp.
The SiP12108 is available in lead (Pb)-free power enhanced $3 \mathrm{~mm} \times 3 \mathrm{~mm}$ QFN-16 package.

## FEATURES

- 2.8 V to 5.5 V input voltage
- Adjustable output voltage down to 0.6 V
- 5 A continuous output current
- Programmable switching frequency up to 4 MHz
- 95 \% peak efficiency


RoHS COMPLANT halogen FREE

- Stable with any capacitor. No external ESR network required.
- Ultrafast transient response
- Selectable power saving (PSM) mode or forced continuous mode
- $\pm 1 \%$ accuracy of $\mathrm{V}_{\text {OUT }}$ setting
- Pulse-by-pulse current limit
- Scalable with SiP12107-3 A
- SiP12108 is fully protected with OTP, SCP, UVP, OVP
- SiP12108A is fully protected with OTP, SCP, OVP
- PGOOD Indicator
- PowerCAD Simulation software available at vishay.transim.com/login.aspx
- Material categorization: For definitions of compliance please see www.vishay.com/doc?99912


## APPLICATIONS

- Point of load regulation for low-power processors, network processors, DSPs, FPGAs, and ASICs
- Low voltage, distributed power architectures with 3.3 V or 5 V rails
- Computing, broadband, networking, LAN/WAN, optical, test and measurement
- ANV, high density cards, storage, DSL, STB, DVR, DTV, Industrial PC


## TYPICAL APPLICATION CIRCUIT



Fig. 1 - Typical Application Circuit for SiP12108

SiP12108, SiP12108A

| ABSOLUTE MAXIMUM RATINGS |  |  |  |
| :---: | :---: | :---: | :---: |
| ELECTRICAL PARAMETER | CONDITIONS | LIMIT | UNIT |
| $\mathrm{V}_{\text {IN }}$ | Reference to $\mathrm{P}_{\mathrm{GND}}$ | -0.3 to 6 |  |
| $\mathrm{AV}_{\text {IN }}$ | Reference to $\mathrm{A}_{\text {GND }}$ | -0.3 to 6 |  |
| LX | Reference to $\mathrm{P}_{\mathrm{GND}}$ | -0.3 to 6 | v |
| $\mathrm{A}_{\mathrm{GND}}$ to $\mathrm{P}_{\mathrm{GND}}$ |  | -0.3 to +0.3 |  |
| All Logic Inputs | Reference to $\mathrm{A}_{\text {GND }}$ | -0.3 to $\mathrm{AV}_{\text {IN }}+0.3$ |  |
| TEMPERATURE |  |  |  |
| Max. Operating Junction Temperature |  | 150 |  |
| Storage Temperature |  | -65 to 150 |  |
| POWER DISSIPATION |  |  |  |
| Junction to Ambient Thermal Impedance ( $\mathrm{R}_{\text {thJA }}$ ) |  | 36.3 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Maximum Power Dissipation | Ambient temperature $=25^{\circ} \mathrm{C}$ | 3.4 | W |
|  | Ambient temperature $=100^{\circ} \mathrm{C}$ | 1.3 |  |
| ESD PROTECTION |  |  |  |
|  | HBM | 4 | kV |

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

| RECOMMENDED OPERATING RANGE |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| ELECTRICAL PARAMETER | MINIMUM | TYPICAL | MAXIMUM | UNIT |
| $\mathrm{V}_{\text {IN }}$ | 2.8 | - | 5.5 | V |
| $\mathrm{AV}_{\text {IN }}$ | 2.8 | - | 5.5 |  |
| LX | -1 | - | 5.5 |  |
| $\mathrm{V}_{\text {OUT }}$ | 0.6 | - | $0.85 \times \mathrm{V}_{\text {IN }}$ |  |
| Ambient Temperature | -40 to 85 |  |  | ${ }^{\circ} \mathrm{C}$ |

## ELECTRICAL SPECIFICATIONS

| PARAMETER | SYMBOL | TEST CONDITION <br> UNLESS OTHERWISE SPECIFIED $\mathrm{V}_{\text {IN }}=\mathrm{AV}_{\text {IN }}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN. | TYP. | MAX. |  |
| POWER SUPPLY |  |  |  |  |  |  |
| Power Input Voltage Range | $\mathrm{V}_{\text {IN }}$ |  | 2.8 | - | 5.5 | V |
| Bias Input Voltage Range | $\mathrm{AV}_{\text {IN }}$ |  | 2.8 | - | 5.5 |  |
| Input Current | IIn_NoLOAD | $\begin{gathered} \text { Non- switching, } \mathrm{I}_{\mathrm{O}}=0 \mathrm{~A}, \\ \mathrm{R}_{\mathrm{on}}=100 \mathrm{k} \Omega, \mathrm{AUTO}=\text { Low } \end{gathered}$ | - | 1200 | - | $\mu \mathrm{A}$ |
| Shutdown Current | IIN_SHDN | $\mathrm{EN}=0 \mathrm{~V}$ | - | 6 | 9.5 |  |
| $\mathrm{AV}_{\text {IN }}$ UVLO Threshold | $\mathrm{AV}_{\text {IN_UVLO }}$ | $\mathrm{AV}_{\text {IN }}$ rising | 2.3 | 2.55 | 2.8 | V |
| $\mathrm{AV}_{\text {IN }}$ UVLO Hysteresis | $\mathrm{AV}_{\text {IN_UVLO_HYS }}$ |  | - | 300 | - | mV |
| PWM CONTROLLER |  |  |  |  |  |  |
| Feedback Reference | $V_{\text {FB }}$ | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 0.594 | 0.600 | 0.606 | V |
|  |  | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 0.591 | 0.600 | 0.609 |  |
| $\mathrm{V}_{\text {FB }}$ Input Bias Current | $\mathrm{I}_{\text {FB }}$ |  | - | 2 | 200 | nA |
| Transconductance | gm |  | - | 1 | - | mS |
| GMO Source Current | $\mathrm{I}_{\text {GMo_SOURCE }}$ |  | - | 50 | - | $\mu \mathrm{A}$ |
| GMO Sink Current | $\mathrm{I}_{\text {GMO_SINK }}$ |  | - | 50 | - |  |
| Switching Frequency Range | $\mathrm{f}_{\mathrm{SW}}$ | Guaranted by design | 0.2 | - | 4 | MHz |
| Minimum On-Time | ton_min | Guaranted by design | - | 50 | - | ns |
| Minimum Off-Time | toff_MIN | $\mathrm{V}_{\text {OUT }}=1.2 \mathrm{~V}, \mathrm{R}_{\text {ON }}=100 \mathrm{k} \Omega$ | - | 125 | - |  |
| Soft Start Time | $\mathrm{t}_{\text {SS }}$ |  | - | 1.5 | - | ms |
| INTEGRATED MOSFETS |  |  |  |  |  |  |
| High-Side On Resistance | Ron_hs | $\mathrm{V}_{\mathrm{IN}}=\mathrm{AV}^{\text {IN }}$ = 5 V | - | 35 | 51 | $\mathrm{m} \Omega$ |
| Low-Side On Resistance | Ron_LS |  | - | 23 | 35 |  |
| FAULT PROTECTIONS |  |  |  |  |  |  |
| Over Current Limit | locp | Inductor valley current | - | 7.5 | - | A |
| Output OVP Threshold | $\mathrm{V}_{\text {FB_OVP }}$ | $\mathrm{V}_{\mathrm{FB}}$ with respect to 0.6 V reference | - | 21 | - | \% |
| Output UVP Threshold | $\mathrm{V}_{\text {FB_UVP }}$ |  | - | -25 | - |  |
| Over Temperature Protection |  | Rising temperature | - | 160 | - | ${ }^{\circ} \mathrm{C}$ |
|  |  | Hysteresis | - | 30 | - |  |
| POWER GOOD |  |  |  |  |  |  |
| Power Good Output Threshold | $\mathrm{V}_{\text {FB_RISIING_VTH_OV }}$ | $\mathrm{V}_{\mathrm{FB}}$ rising above 0.6 V reference | - | 21 | - | \% |
|  | $\mathrm{V}_{\text {FB_FALLING_VTH_UV }}$ | $\mathrm{V}_{\mathrm{FB}}$ falling below 0.6 V reference | - | -12.5 | - |  |
| Power Good On Resistance | R ${ }_{\text {ON_PGOOD }}$ |  | - | 30 | 60 | $\Omega$ |
| Power Good Delay Time | tDLY_PGOOD |  | - | 4 | - | $\mu \mathrm{s}$ |
| ENABLE THRESHOLD |  |  |  |  |  |  |
| Logic High Level | $\mathrm{V}_{\text {EN_H }}$ |  | 1.5 | - | - | V |
| Logic Low Level | $\mathrm{V}_{\text {EN_L }}$ |  | - | - | 0.4 |  |

## FUNCTIONAL BLOCK DIAGRAM



Fig. 2 - SiP12108 Functional Block Diagram

| ORDERING INFORMATION |  |  |
| :--- | :--- | :---: |
| PART NUMBER | PACKAGE | MARKING <br> (LINE 2: P/N) |
| SiP12108DMP-T1GE4 | QFN16 3×3 | 2108 |
| SiP12108ADMP-T1GE4 ${ }^{(1)}$ | QFN16 $3 \times 3$ | 108A |
| SiP12108DB |  | N/A |
| SiP12108ADB ${ }^{(1)}$ |  |  |

## Note

(1) Output undervoltage protection (UVP) disabled


## FYWLL

Format:
Line 1: Dot
Line 2: $\mathrm{P} / \mathrm{N}$
Line 3: Siliconix Logo + ESD Symbol
Line 4: Factory Code + Year Code + Work Week Code + LOT Code

## PIN CONFIGURATION



QFN16 3x3

Fig. 3-SiP12108 Pin Configuration (Top View)

| PIN CONFIGURATION |  |  |
| :---: | :---: | :---: |
| PIN NUMBER | NAME | FUNCTION |
| 1,16 | $\mathrm{V}_{\text {IN }}$ | Input supply voltage for power MOS. $\mathrm{V}_{\text {IN }}=2.8 \mathrm{~V}$ to 5.5 V |
| 2 | $\mathrm{AV}_{\text {IN }}$ | Input supply voltage for internal circuitry. $\mathrm{AV}_{\text {IN }}=2.8 \mathrm{~V}$ to 5.5 V |
| 3 | EN | Enable pin. Pull enable above 1.5 V to enable the part and below 0.4 V to disable. Do not float this pin. |
| 4 | $\mathrm{R}_{\text {ON }}$ | An external resistor between $\mathrm{R}_{\text {ON }}$ and GND sets the switching on time. |
| 5 | AUTO | Sets switching mode. Connect AUTO to $\mathrm{AV}_{\text {IN }}$ for forced continuous mode and AUTO to GND for power save mode. Do not float. |
| 6 | PGOOD | Power good output. Open drain. |
| 7 | GMO | Connect to an external RC network for loop compensation and droop function |
| 8 | $\mathrm{A}_{\text {GND }}$ | Analog ground |
| 9 | $V_{\text {FB }}$ | Feedback voltage. 0.6 V (typ.). Use a resistor divider between $\mathrm{V}_{\text {OUT }}$ and $\mathrm{A}_{\text {GND }}$ to set the output voltage. |
| 10 | $\mathrm{V}_{\text {OUT }}$ | $\mathrm{V}_{\text {OUT }}$, output voltage sense connection |
| 11, 12, 13 | LX | Switching output, inductor connection point |
| 14, 15 | $\mathrm{P}_{\mathrm{GND}}$ | Power ground |
| EP |  | Exposed paddle (bottom). Connect to a good PCB thermal ground plane. |

## ELECTRICAL CHARACTERISTICS $\left(\mathrm{V}_{\mathrm{IN}}=3.3 \mathrm{~V}, \mathrm{~L}=1 \mu \mathrm{H}, \mathrm{C}=3 \times 22 \mu \mathrm{~F}, \mathrm{f}_{\mathrm{SW}}=1.2 \mathrm{MHz}\right.$ unless noted otherwise)



Fig. 4 - Efficiency - PWM Mode


Fig. 5 - Load Regulation - PWM Mode


Fig. 6 - Fsw Variation - PWM Mode


Fig. 7 - Efficiency - PSM Mode


Fig. 8 - Load Regulation - PSM Mode


Fig. 9 - Fsw Variation - PSM Mode

ELECTRICAL CHARACTERISTICS $\left(\mathrm{V}_{\mathrm{IN}}=3.3 \mathrm{~V}, \mathrm{~L}=1 \mu \mathrm{H}, \mathrm{C}=3 \times 22 \mu \mathrm{~F}, \mathrm{f}_{\mathrm{SW}}=1.2 \mathrm{MHz}\right.$ unless noted otherwise $)$


Fig. 10 - PWM Mode- Steady - State Ripple and LX, 5 A Load CH1 = $\mathrm{V}_{\text {OUT }}, 20 \mathrm{mV} / \mathrm{div}, \mathrm{CH} 2=\mathrm{LX}, 2 \mathrm{~V} / \mathrm{div}$, Time $=1 \mu \mathrm{~s} /$ div


Fig. 11 - PSM Mode- Steady - State Ripple and LX, 0 A Load CH1 = V ${ }_{\text {OUT }}, 20 \mathrm{mV} / \mathrm{div}$, CH2 = LX, $2 \mathrm{~V} / \mathrm{div}$, Time $=10 \mathrm{~ms} / \mathrm{div}$


Fig. 12 - Load Step 0 A to 5 A to 0 A
$\mathrm{CH} 1=\mathrm{I}_{\text {load }}, \mathrm{CH} 2=\mathrm{V}_{\text {OUT }}, 500 \mathrm{mV} / \mathrm{div}$,
$\mathrm{CH} 4=\mathrm{I}_{\text {coil }}, 5 \mathrm{~A} / \mathrm{div}, \mathrm{Time}=100 \mu \mathrm{~s} / \mathrm{div}$


Fig. 13 - PWM Mode- Steady - State Ripple and LX, 0 A Load CH1 = $\mathrm{V}_{\text {OUT }}, 20 \mathrm{mV} / \mathrm{div}, \mathrm{CH} 2=\mathrm{LX}, 2 \mathrm{~V} / \mathrm{div}$, Time $=1 \mu \mathrm{~s} /$ div


Fig. 14 - PSM Mode- Steady - State Ripple and LX, 0 A Load CH1 = V


Fig. 15 - Load Step 0 A to 5 A, Rising Edge CH1 $=\mathrm{I}_{\text {load }}, \mathrm{CH} 2=\mathrm{V}_{\text {OUT }}, 200 \mathrm{mV} / \mathrm{div}$, CH4 $=\mathrm{I}_{\text {coil }}$, $5 \mathrm{~A} / \mathrm{div}$, Time $=20 \mu \mathrm{~s} / \mathrm{div}$

ELECTRICAL CHARACTERISTICS $\left(\mathrm{V}_{\mathrm{IN}}=3.3 \mathrm{~V}, \mathrm{~L}=1 \mu \mathrm{H}, \mathrm{C}=3 \times 22 \mu \mathrm{~F}, \mathrm{f}_{\mathrm{SW}}=1.2 \mathrm{MHz}\right.$ unless noted otherwise $)$


Fig. 16 - Load Step 0 A to 5 A, Falling Edge CH1 $=I_{\text {load }}, \mathrm{CH} 2=\mathrm{V}_{\text {OUT }}, 200 \mathrm{mV} / \mathrm{div}$, $\mathrm{CH} 4=\mathrm{I}_{\text {coil }}, 5 \mathrm{~A} / \mathrm{div}$, Time $=20 \mu \mathrm{~s} / \mathrm{div}$


Fig. 17 - Turn-Off Time PSM Mode, 0 A Load CH1 = V $5 \mathrm{~V} / \mathrm{div}, \mathrm{CH} 4=\mathrm{I}_{\text {coil }}, 2 \mathrm{~A} / \mathrm{div}$, Time $=500 \mu \mathrm{~s} / \mathrm{div}$

Fig. 18 - Turn-Off Time PWM Mode, 5 A Load
$\mathrm{CH} 1=\mathrm{V}_{\text {OUT }}, 500 \mathrm{mV} / \mathrm{div}, \mathrm{CH} 2=\mathrm{EN}, 2 \mathrm{~V} / \mathrm{div}, \mathrm{CH} 3=\mathrm{PGOOD}$, $5 \mathrm{~V} / \mathrm{div}, \mathrm{CH} 4=\mathrm{I}_{\text {coil }}, 2 \mathrm{~A} / \mathrm{div}$, Time $=500 \mu \mathrm{~s} / \mathrm{div}$



Fig. 19 - Turn-On Time PSM Mode, 0 A Load CH1 = V $5 \mathrm{~V} / \mathrm{div}, \mathrm{CH} 4=\mathrm{I}_{\text {coil }}, 2 \mathrm{~A} / \mathrm{div}$, Time $=500 \mu \mathrm{~s} / \mathrm{div}$


Fig. 20 - Turn-On Time PWM Mode, 5 A Load CH1 = V $5 \mathrm{~V} / \mathrm{div}, \mathrm{CH} 4=\mathrm{I}_{\text {coil }}, 2 \mathrm{~A} / \mathrm{div}$, Time $=500 \mu \mathrm{~s} / \mathrm{div}$

## OPERATIONAL DESCRIPTION

## Device Overview

SiP12108 is a high-efficiency monolithic synchronous buck regulator capable of delivering up to 5 A continuous current. The device has programmable switching frequency up to 4 MHz . The control scheme is based on current-mode constant-on-time architecture, which delivers fast transient response and minimizes external components. Thanks to the internal current ramp information, no high-ESR output bulk or virtual ESR network is required for the loop stability. This device also incorporates a power saving feature by enabling diode emulation mode and frequency foldback as load decreases.
SiP12108 has a full set of protection and monitoring features:

- Over current protection in pulse-by-pulse mode
- Output over voltage protection
- Output under voltage protection with device latch
- Over temperature protection with hysteresis
- Dedicated enable pin for easy power sequencing
- Power Good open drain output

This device is available in QFN16 $3 \times 3$ package to deliver high power density and minimize PCB area.

## Power Stage

SiP12108 integrated synchronous MOSFETs . The MOSFETs are optimized to achieve $95 \%$ efficiency at 2 MHz switching frequency.
The power input voltage $\left(\mathrm{V}_{\mathrm{IN}}\right)$ can go up to 5.5 V and as low as 2.8 V for power conversion. The logic bias voltage $\left(\mathrm{AV}_{\mathrm{IN}}\right)$ ranges from 2.8 V to 5.5 V .

## PWM Control Mechanism

SiP12108 employs a state-of-the-art current-mode COT control mechanism. During steady-state operation, output voltage is compared with internal reference ( 0.6 V typ.) and the amplified error signal ( $\mathrm{V}_{\text {COMP }}$ ) is generated on the COMP pin. In the meantime, inductor valley current is sensed, and its slope ( $l_{\text {sense }}$ ) is converted into a voltage signal ( $\mathrm{V}_{\text {current }}$ ) to be compared with $\mathrm{V}_{\text {COMP. }}$. Once $\mathrm{V}_{\text {current }}$ is lower than $\mathrm{V}_{\text {COMP }}$, a single shot on-time is generated for a fixed time programmed by the external $\mathrm{R}_{\mathrm{ON}}$. Figure 4 illustrates the basic block diagram for CM-COT architecture and figure 5 demonstrates the basic operational principle:


Fig. 21 - CM-COT Block Diagram


Fig. 22-CM-COT Operational Principle

The following equation illustrates the relationship between on-time, $\mathrm{V}_{\mathrm{IN}}, \mathrm{V}_{\text {OUT }}$ and $\mathrm{R}_{\mathrm{ON}}$ value:
$\mathrm{T}_{\mathrm{ON}}=\mathrm{R}_{\mathrm{ON}} \times \mathrm{K} \times \frac{\mathrm{V}_{\mathrm{OUT}}}{\mathrm{V}_{\mathrm{IN}}}$, where $\mathrm{K}=10.45 \times 10^{-12}$ a constant set internally

Once on-time is set, the pseudo constant frequency is then determined by the following equation:

$$
f s w=\frac{\mathrm{D}}{\mathrm{~T}_{\mathrm{ON}}}=\frac{\frac{\mathrm{V}_{\mathrm{OUT}}}{\mathrm{~V}_{\mathrm{IN}}}}{\frac{\mathrm{~V}_{\mathrm{OUT}}}{\mathrm{~V}_{\text {IN }}} \times \mathrm{R}_{\mathrm{ON}} \times \mathrm{K}}=\frac{1}{\mathrm{R}_{\mathrm{ON}} \times \mathrm{K}}
$$

## Loop Stability and Compensator Design

Due to the nature of current mode control, a simple RC network (type II compensator) is required between COMP and $A_{G N D}$ for loop stability and transient response purposes. The general concept of this loop design is to introduce a single zero through the compensator to determine the crossover frequency of overall close loop system.

The overall loop can be broken down into following segments.
Output feedback divider transfer function $\mathrm{H}_{\mathrm{fb}}$ :

$$
H_{\mathrm{fb}}=\frac{\mathrm{R}_{\mathrm{fb} 2}}{\mathrm{R}_{\mathrm{fb} 1} \times \mathrm{R}_{\mathrm{fb} 2}}
$$

Voltage compensator transfer function $G_{\text {COMP }}(s)$ :

$$
\mathrm{G}_{\mathrm{COMP}}(\mathrm{~s})=\frac{\mathrm{R}_{\mathrm{O}} \times\left(1+\mathrm{s} \mathrm{C}_{\mathrm{COMP}} \mathrm{R}_{\mathrm{COMP}}\right)}{\left(1+\mathrm{s} \mathrm{R}_{\mathrm{O}} \mathrm{C}_{\mathrm{COMP}}\right)} \mathrm{gm}
$$

Modulator transfer function $\mathrm{H}_{\text {mod }}(\mathrm{s}):$

$$
H_{\text {mod }}(s)=\frac{1}{\mathrm{AV}_{1} \times R_{\mathrm{DS}(\text { on })}} \times \frac{\mathrm{R}_{\text {load }} \times\left(1+\mathrm{sC}_{\mathrm{O}} R_{\text {ESR }}\right)}{\left(1+\mathrm{sC}_{\mathrm{O}} \mathrm{R}_{\text {load }}\right)}
$$

The complete loop transfer function is given by:

$$
H_{\text {mod }}(s)=\frac{R_{\text {fb2 }}}{R_{\text {fb1 } 1} \times R_{f b 2}} \times \frac{R_{\mathrm{O}} \times\left(1+s C_{C O M P} R_{C O M P}\right)}{\left(1+s R_{\mathrm{O}} C_{C O M P}\right)} g m \times \frac{1}{A V_{1} \times R_{D S(o n)}} \times \frac{R_{\text {load }} \times\left(1+s C_{O} R_{E S R}\right)}{\left(1+s C_{O} R_{\text {load }}\right)}
$$

When:

| $\mathrm{C}_{\mathrm{COMP}}=$ Compensation capacitor | $\mathrm{R}_{\mathrm{DS}(\mathrm{on})}=\mathrm{LS}$ switch resistance |  |
| :--- | :--- | :--- |
| $\mathrm{R}_{\mathrm{COMP}}=$ Compensation resistor | $\mathrm{R}_{\mathrm{fb} 1}$ | $=$ Feedback resistor connect to LX |
| gm | = Error amplifier transconductance | $\mathrm{R}_{\mathrm{fb} 2}$ |
| $=$ F Feedback resistor connect to ground |  |  |
| $\mathrm{R}_{\text {load }}$ | $=$ Load resistance | $\mathrm{R}_{\mathrm{O}}$ |
| $\mathrm{C}_{\mathrm{O}}$ | $=$ Output impedance of error amplifier $=20 \mathrm{M} \Omega$ |  |
|  | $\mathrm{AV}_{1}$ | $=$ Voltage to current gain $=3$ |

## Power Save Mode using AUTO Pin

To further improve efficiency at light loads, SiP12108 provides a set of innovative implementations to eliminate LS recirculating current and switching losses. The internal Zero Crossing Detector (ZCD) monitors LX node voltage to determine when inductor current starts to flow negatively. In power saving mode (PSM), as soon as inductor valley current crosses zero, the device first deploys diode emulation mode by turning off LS FET. If load further decreases, switching frequency is further reduced
proportional to load condition to save switching losses. The switching frequency is set by the controller to maintain regulation. At zero load this frequency can go as low as hundreds of Hz .
Whenever fixed frequency PWM operation is required over the entire load span, the power saving mode feature can be disabled by connecting AUTO pin to $\mathrm{V}_{\mathrm{IN}}$ or $\mathrm{AV}_{\text {IN }}$.

## OUTPUT MONITORING AND PROTECTION FEATURES

## Output Over-Current Protection (OCP)

SiP12108 has pulse-by-pulse over-current limit control. The inductor valley current is monitored during LS FET turn-on period through $R_{D S(o n)}$ sensing. After a pre-defined time, the valley current is compared with internal threshold (7.5 A typ.) to determine the threshold for OCP. If monitored current is higher than threshold, HS turn-on pulse is skipped and LS FET is kept on until the valley current returns below OCP limit.

In the severe over-current condition, pulse-by-pulse current limit eventually triggers output under-voltage protection (UVP), which latches the device off to prevent catastrophic thermal-related failure. UVP is described in the next section. OCP is enabled immediately after $A V_{\text {IN }}$ passes UVLO level. Figure 6 illustrates the OCP operation.


Fig. 23-Over-Current Protection Illustration

## Output Under-Voltage Protection (UVP)

UVP is implemented by monitoring output through $V_{\text {FB }}$ pin. Once the voltage level at $\mathrm{V}_{\mathrm{FB}}$ is below 0.45 V for more than $20 \mu \mathrm{~s}$, then UVP event is recognized and both HS and LS MOSFETs are turned off. UVP latches the device off until either $A V_{I N}$ or EN is recycled.
UVP is only active after the completion of soft-start sequence. This function only exists on $\mathrm{SiP}^{2} 12108$. On the "A" version of the device, SiP12108A, this feature is disabled.

## Output Over-Voltage Protection (OVP)

For OVP implementation, output is monitored through $\mathrm{V}_{\mathrm{FB}}$ pin. After soft-start, if the voltage level at $\mathrm{V}_{\mathrm{FB}}$ is above 21 \% (typ.), OVP is triggered with HS FET turning off and LS FET turning on immediately to discharge the output. Normal operation is resumed once $\mathrm{V}_{\mathrm{FB}}$ drops back to 0.6 V .
OVP is active immediately after $A V_{\mathbb{I N}}$ passes UVLO level.

## Over-Temperature Protection (OTP)

SiP12108 has internal thermal monitor block that turns off both HS and LS FETs when junction temperature is above $160^{\circ} \mathrm{C}$ (typ.). A hysteresis of $30^{\circ} \mathrm{C}$ is implemented, so when junction temperature drops below $130{ }^{\circ} \mathrm{C}$, the device restarts by initiating the soft-start sequence again.

## Soft Startup

SiP12108 deploys an internally regulated soft-start sequence to realize a monotonic startup ramp without any output overshoot. Once $A V_{I N}$ is above UVLO level ( 2.55 V typ.). Both the reference and $\mathrm{V}_{\text {Out }}$ will ramp up slowly to regulation in 1 ms (typ.) with the reference going from 0 V to 0.6 V and $\mathrm{V}_{\text {OUT }}$ rising monotonically to the programmed output voltage.
During soft-start period, OCP is activated. OVP and short-circuit protection are not active until soft-start is complete.

## Pre-bias Startup

In case of pre-bias startup, output is monitored through $\mathrm{V}_{\mathrm{FB}}$ pin. If the sensed voltage on $V_{F B}$ is higher than the internal reference ramp value, control logic prevents HS and LS FET from switching to avoid negative output voltage spike and excessive current sinking through LS FET.

## Power Good (PGOOD)

SiP12108's Power Good is an open-drain output. Pull PGOOD pin high up to 5 V through a 10 K resistor to use this signal. Power Good window is shown in the below diagram. If voltage level on $V_{F B}$ pin is out of this window, PGOOD signal is de-asserted by pulling down to GND.


Fig. 24 - PGOOD Window and Timing Diagram

## DESIGN PROCEDURE

The design process of the SiP12108 is quite straight forward. Only few passive components such as output capacitors, inductor and $R_{\text {on }}$ resistor need to be selected.
The following paragraph describes the selection procedure for these peripheral components for a given operating conditions.
In the next example the following definitions apply:
$V_{\text {INmax. }}$ : the highest specified input voltage
$V_{\text {INmin. }}$ : the minimum effective input voltage subject to voltage drops due to connectors, fuses, switches, and PCB traces

There are two values of load current to evaluate - continuous load current and peak load current.
Continuous load current relates to thermal stress considerations which drive the selection of the inductor and input capacitors.
Peak load current determines instantaneous component stresses and filtering requirements such as inductor saturation, output capacitors, and design of the current limit circuit.
The following specifications are used in this design:

- $\mathrm{V}_{\mathrm{IN}}=3.3 \mathrm{~V} \pm 10 \%$
- $\mathrm{V}_{\text {OUT }}=1.2 \mathrm{~V} \pm 1 \%$
- $\mathrm{F}_{\mathrm{SW}}=1 \mathrm{MHz}$
- Load =5 A maximum


## Setting the Output Voltage

The output voltage is set by using a resistor divider on the feedback ( $\mathrm{V}_{\mathrm{FB}}$ ) pin. The $\mathrm{V}_{\mathrm{FB}}$ pin is the negative input of the internal error amplifier.
When in regulation the $\mathrm{V}_{\mathrm{FB}}$ voltage is 0.6 V . The output voltage $\mathrm{V}_{\mathrm{O}}$ is set based on the following formula.
$\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{FB}}(1+\mathrm{R} 1 / \mathrm{R} 2)$
where R1 and R2 are shown in figure 21.

## Setting Switching Frequency

Selection of the switching frequency requires making a trade-off between the size and cost of the external filter components (inductor and output capacitor) and the power conversion efficiency. The desired switching frequency, 1 MHz was chosen based on optimizing efficiency while maintaining a small footprint and minimizing component cost.
In order to set the design for 1 MHz switching frequency, $\left(R_{\mathrm{ON}}\right)$ resistor which determines the on-time (indirectly setting the frequency) needs to be calculated using the following equation.

$$
\mathrm{R}_{\mathrm{ON}}=\frac{1}{\mathrm{~F}_{\mathrm{SW}} \times \mathrm{K}}=\frac{1}{1 \times 10^{6} \times 10.45 \times 10^{-12}} \cong 105 \mathrm{k} \Omega
$$

## INDUCTOR SELECTION

In order to determine the inductance, the ripple current must first be defined. Cost, PCB size, output ripple, and efficiency are all used in the selection process. Low inductor values result in smaller size and allow faster transient performance but create higher ripple current which can reduce efficiency. Higher inductor values will reduce the ripple current while compromising the efficiency (higher DCR) and transient response.
The ripple current will also set the boundary for power-save operation. The switcher will typically enter power-save mode when the load current decreases to $1 / 2$ of the ripple current. For example, if ripple current is 1 A then power-save operation will typically start at loads approaching 0.5 A. Alternatively, if ripple current is set at $40 \%$ of maximum load current, then power-save will start for loads less than ~ 20 \% of maximum current.

Inductor selection for the SiP 12108 should be designed where the ripple current is $\sim 50 \%$ in all situations with $V_{I N}$ 3.6 V and less.

For example $3.3 \mathrm{~V}_{\text {IN }}$ to $1.2 \mathrm{~V}_{\text {OUt }}$ at 1 MHz .
$\mathrm{dl}=\mathrm{V} / \mathrm{L} \times \mathrm{dt}=((3.3-1.2) / 0.33) \times 0.36=2.3 \mathrm{~A}, \% \mathrm{dl}=2.3 / 5$ $=46 \%$.
For higher $\mathrm{V}_{\mathrm{IN}}>3.6 \mathrm{~V}$ ripple current should be set to less then 40 \%.
For $5 \mathrm{~V}_{\mathrm{IN}}$ to $1.2 \mathrm{~V}_{\text {OUT }}$ at $\left.1 \mathrm{MHz} \mathrm{dl}=((5-1.2) / 0.68) \times 0.36\right)$ $=2 \mathrm{~A}, \% \mathrm{dl}=2 / 5=40 \%$.

## Output Capacitance Calculation

The output capacitance is usually chosen to meet transient requirements. A worst-case load release, from maximum load to no load at the exact moment when inductor current is at the peak, determines the required capacitance. If the load release is instantaneous (load changes from maximum to zero in $<1 / F_{\text {sw }} \mu \mathrm{s}$ ), the output capacitor must absorb all the inductor's stored energy. This will approximately cause a peak voltage on the capacitor according to the following equation.

$$
\mathrm{C}_{\text {OUTmin. }}=\frac{\mathrm{L} \times\left(\mathrm{I}_{\text {OUT }}+\frac{1}{2} \times \mathrm{I}_{\text {RIPPLEmax. }}\right)^{2}}{\left(\mathrm{~V}_{\text {peak }}\right)^{2}-\left(\mathrm{V}_{\text {OUT }}\right)^{2}}
$$

Assuming a peak voltage $\mathrm{V}_{\text {PEAK }}$ of $1.3 \mathrm{~V}(100 \mathrm{mV}$ rise upon load release), and a 5 A load release, the required capacitance is shown by the next equation.

$$
\mathrm{C}_{\text {OUTmin. }}=\frac{1 \mu \mathrm{H} \times(5 \mathrm{~A}+0.5 \times(0.81 \mathrm{~A}))^{2}}{(1.3 \mathrm{~V})^{2}-(1.2 \mathrm{~V})^{2}}=116.8 \mu \mathrm{~F}
$$

If the load release is relatively slow, the output capacitance can be reduced. Using MLCC ceramic capacitors we will use $5 \times 22 \mu \mathrm{~F}$ or $110 \mu \mathrm{~F}$ as the total output capacitance.

## STABILITY CONSIDERATIONS

Using the output capacitance as a starting point for compensation values. Then, taking Bode plots and transient response measurements we can fine tune the compensation values.
Setting the crossover frequency to $1 / 5$ of the switching frequency:
$\mathrm{F}_{0}=\mathrm{F}_{\mathrm{sw}} / 5=1 \mathrm{MHz} / 5=200 \mathrm{kHz}$
Setting the compensation zero at $1 / 5$ to $1 / 10$ the crossover frequency for the phase boost:

$$
F_{Z}=\frac{1}{2 \pi \times R_{C} \times C_{C}}=\frac{F_{0}}{5}
$$

Setting $\mathrm{C}_{\mathrm{C}}=0.47 \mathrm{nF}$ and solve for $\mathrm{R}_{\mathrm{C}}$

$$
\mathrm{R}_{\mathrm{C}}=\frac{5}{2 \pi \times \mathrm{C}_{\mathrm{C}} \times \mathrm{F}_{0}}=\frac{5}{2 \pi \times 0.47 \mathrm{nF} \times 200 \mathrm{~K}}=8.469 \mathrm{~K}
$$

## SWITCHING FREQUENCY VARIATIONS

The switching frequency variation in COT can be mainly attributed to the increase in conduction losses as the load increases. The on time is "ideally constant" so the controller must account for losses by reducing the off time which increases the overall duty cycle. Hence the $F_{\text {sw }}$ will tend to increase with load.

In power save mode (PSM) the IC will run in pulse skip mode at light loads. As the load increases the $\mathrm{F}_{\text {Sw }}$ will increase until it reaches the nominal set $\mathrm{F}_{\mathrm{SW}}$. This transition occurs approximately when the load reaches to $20 \%$ of the full load current.

## DESIGN CONSIDERATION

For $\mathrm{V}_{\text {OUT }}$ higher then UVLO ( 2.55 V typ) and/or very slow $\mathrm{V}_{\text {IN }}$ slew rates. The IC may have difficulty in starting-up because $\mathrm{V}_{\text {IN }}$ level is limiting how fast $\mathrm{V}_{\text {OUT }}$ can rise. In these situations a divider for EN pin threshold ( $\sim 1.15 \mathrm{~V}$ ) derived from $\mathrm{V}_{\mathbb{I N}}$ can be used. Allowing a higher $\mathrm{V}_{\mathrm{IN}}$ level before switching begins and a smooth start-up. For example $R_{\text {top }}=60 \mathrm{~K}$ and $\mathrm{R}_{\text {bot }}=25 \mathrm{~K}$ when $\mathrm{V}_{\mathrm{IN}}=4 \mathrm{~V}$, EN level will be 1.18 V .

## THERMAL DESIGN

The 16 pin package includes a thermal pad for much better thermal performance when incorporated in the PCB footprint. As shown in the PCB layout at the end of this document. There are four vias evenly placed on the pad that help transfer the heat to other layers. Tying the paddle to the bottom layer through vias will provide the best thermal performance.


Fig. 25 - Reference Board Schematic

SiP12108, SiP12108A
Vishay Siliconix

| BILL OF MATERIALS |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ITEM | QTY. | REFERENCE | VALUE | VOLTAGE | PCB FOOTPRINT | PART NUMBER | MANUFACTURER |
| 1 | 2 | C1, C5 | $0.1 \mu \mathrm{~F}$ | 50 V | C0402-TDK | VJ0402Y104MXQCW1BC | Vishay |
| 2 | 2 | C2, C3, C4 | $22 \mu \mathrm{~F}$ | 10 V | C0805-TDK | LMK212BJ226MG-T | Murata |
| 4 | 1 | C6 | $0.1 \mu \mathrm{~F}$ | 10 V | C0603-TDK | GRM188R71C104KA01D | Murata |
| 5 | 1 | C7 | 470 pF | 50 V | C0402-TDK | VJ0402A471JXACW1BC | TDK |
| 6 | 1 | C8 ${ }^{11}$ | DNP | - | C0603-TDK | - | - |
| 7 | 1 | J1 | VIN | - | TP30 | 5002K-ND | Keystone |
| 8 | 1 | J2 | vo | - | TP30 | 5002K-ND | Keystone |
| 9 | 1 | J3 | VO_GND | - | TP30 | 5002K-ND | Keystone |
| 10 | 1 | J4 | VIN_GND | - | TP30 | 5002K-ND | Keystone |
| 11 | 1 | J5 | MODE | - | TP30 | 5002K-ND | Keystone |
| 12 | 1 | J6 | PGOOD | - | TP30 | 5002K-ND | Keystone |
| 13 | 1 | J7 | EN | - | TP30 | 5002K-ND | Keystone |
| 14 | 1 | L1 | $0.47 \mu \mathrm{H}$ | - | IHLP1616 | IHLP1616BZERR47M11 | Vishay |
| 15 | 4 | R1, R2, R3, R4 | 100K | 50 V | R0402-Vishay | CRCW0402100KFKED | Vishay |
| 16 | 1 | R5 | 6K04 | 50 V | R0402-Vishay | TNPW04026K04BETD | Vishay |
| 17 | 1 | R6 | 5K11 | 50 V | R0402-Vishay | CRCW04025K11FKED | Vishay |
| 18 | 1 | R7 | 2K55 | 50 V | R0402-Vishay | TNPW04022K55BETD | Vishay |
| 19 | 1 | R8 | 1 | 50 V | R0402-Vishay | RC0402FR-071RL | Yageo |
| 20 | 1 | U1 | $\begin{aligned} & \text { SiP12107, } \\ & \text { SiP12108 } \end{aligned}$ | - | MLP33-16 | SiP1210x | Vishay |

## PCB LAYOUT OF REFERENCE BOARD



Fig. 26 - Top Layer


Fig. 27 - Bottom Layer

## MLP33-16L CASE OUTLINE



| DIMENSION | MILLIMETERS ${ }^{(1)}$ |  |  | INCHES |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | NOM. | MAX. | MIN. | NOM. | MAX. |
| A | 0.75 | 0.85 | 0.95 | 0.029 | 0.033 | 0.037 |
| A1 | 0 | - | 0.05 | 0 | - | 0.002 |
| A3 | 0.20 REF |  |  | 0.001 REF |  |  |
| b | 0.18 | 0.25 | 0.30 | 0.007 | 0.010 | 0.012 |
| D | 3.00 BSC |  |  | 0.118 BSC |  |  |
| D2 | 1.5 | 1.6 | 1.7 | 0.059 | 0.063 | 0.067 |
| e | 0.50 BSC |  |  | 0.020 BSC |  |  |
| E | 3.00 BSC |  |  | 0.118 BSC |  |  |
| E2 | 1.5 | 1.6 | 1.7 | 0.059 | 0.063 | 0.067 |
| L | 0.3 | 0.4 | 0.5 | 0.012 | 0.016 | 0.020 |
| $\mathrm{N}^{(3)}$ | 16 |  |  | 16 |  |  |
| $\mathrm{Nd}{ }^{(3)}$ | 4 |  |  | 4 |  |  |
| $\mathrm{Ne}{ }^{(3)}$ | 4 |  |  | 4 |  |  |

## Notes

(1) Use millimeters as the primary measurement.
(2) Dimensioning and tolerances conform to ASME Y14.5M. - 1994.
${ }^{(3)} \mathrm{N}$ is the number of terminals. Nd and Ne is the number of terminals in each D and E site respectively.
(4) Dimensions $b$ applies to plated terminal and is measured between 0.15 mm and 0.30 mm from terminal tip.
(5) The pin 1 identifier must be existed on the top surface of the package by using identification mark or other feature of package body.
(6) Package warpage max. 0.05 mm .

[^0]
## Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and/or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

## Material Category Policy

Vishay Intertechnology, Inc. hereby certifies that all its products that are identified as RoHS-Compliant fulfill the definitions and restrictions defined under Directive 2011/65/EU of The European Parliament and of the Council of June 8, 2011 on the restriction of the use of certain hazardous substances in electrical and electronic equipment (EEE) - recast, unless otherwise specified as non-compliant.

Please note that some Vishay documentation may still make reference to RoHS Directive 2002/95/EC. We confirm that all the products identified as being compliant to Directive 2002/95/EC conform to Directive 2011/65/EU.

Vishay Intertechnology, Inc. hereby certifies that all its products that are identified as Halogen-Free follow Halogen-Free requirements as per JEDEC JS709A standards. Please note that some Vishay documentation may still make reference to the IEC 61249-2-21 definition. We confirm that all the products identified as being compliant to IEC 61249-2-21 conform to JEDEC JS709A standards.


[^0]:    Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?62699.

