## 4 X 4 Cross-Point Analog Switch with ±130V T/R Switches

### **Features**

- 16 cross-point analog echo signal matrix switches
- ▶ ±130V 20ns T/R switch built-in for each channel
- 50Ω total ON resistance for low insertion loss
- 0.8nV/rt.Hz low RF input noise at 5MHz
- DC to 100MHz small signal bandwidth
- -55dB off-Isolation and -65dB crosstalk
- Shunt switch for LNA fast recovery
- Programmable auto trig levels and time
- ▶ ±5V power supply, 2.5V to 3.3V Logic
- 5mA low power supply consumptions
- 20MHz serial interface
- -55dB HD2 very low echo signal distortion

### Applications


- Medical imaging ultrasound beamforming receiver
- Software programmable echo multiplex switching
- High resolution phase array ultrasound NDT
- Ultrasonic phase array receiver focusing
- Array PZT transducer echo phase processing
- High speed T/R switch and wave-front summing

### **General Description**

The MD0201 is a low voltage analog 4x4 cross-point switch with four high voltage T/R switches, voltage limit diode and output shunt switch circuit. It is designed for medical ultrasound image system receiver beamforming applications. It also can be used in NDT and other ultrasound applications.

The MD0201 circuit consists of a low voltage CMOS analog switch and digital logic control serial interface circuits. These analog switches not only have low insertion loss, low noise, and wide frequency response, they also have high off isolation and low channel-to-channel crosstalk. The inputs of the analog switches are connected to the output of the two terminal type of ultrasound T/R switches, and two back-to-back diode voltage limiter circuits.

The buffered serial interface data registers have allowed the IC maximum flexibility to connect large number of channels to form the echo multiplexing, dynamic-focusing circuit for ultrasound image receive beamforming.



Doc.# DSFP-MD0201 NR011314

## **Ordering Information**

Part Number	Package Options	Packing		
MD0201K6-G	48-Lead (7x7) QFN	260/Tray		
MD0201K6-G M933	48-Lead (7x7) QFN	2000/Reel		

-G denotes a lead (Pb)-free / RoHS compliant package

## **Absolute Maximum Ratings**

Parameter	Value
GND reference voltage	0V
X0~X3 input pins to GND voltage	0 to ±140V
V <sub>DD</sub> positive supply	-0.5V to +6.0V
V <sub>ss</sub> negative supply	+0.5V to -6.0V
V <sub>LL</sub> logic supply	-0.5V to +4.2V
All logic input pins	-0.5V to +6.0V
Maximum junction temperature	+125°C
Storage temperature range	-65°C to 150°C


Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.

## **Typical Thermal Resistance**

Package	θ <sub>ja</sub>
48-Lead QFN	18°C/W



## **Pin Configuration**



## **Product Marking**

MD0201K6

AAA CCC

YYWW

L = Lot Number YY = Year Sealed LLLLLLLL WW = Week Sealed A = Assembler ID C = Country of Origin = "Green" Packaging

#### 48-Lead QFN

Package may or may not include the following marks: Si or 👘

## **Operating Supply Voltages** (Over operating conditions unless otherwise specified, $V_{LL} = 3.3V$ , $V_{DD} = +5V$ , $T_j = 25^{\circ}C$ )

Sym	Parameter	Min	Тур	Max	Unit	Conditions
V <sub>DD</sub>	Voltage power supply	4.75	5.0	5.25		
V <sub>ss</sub>	Voltage power supply	-5.25	-5.0	-4.75	V	$T_A = 0$ to 70°C
V	Voltage power supply	2.3	3.3	3.6		
V <sub>SIG</sub>	Signal input range (p-p)	-	±500	-	mV	5MHz sine wave, no clipping
R <sub>on</sub>	Cross-point switch ON resistance	-	50	60	Ω	I <sub>x</sub> = ±5.0mA, V <sub>x0~3</sub> = ±300mV
$\Delta R_{on}$	Ch to Ch R <sub>ON</sub> difference	-	±5	-	%	Switches ON resistance match within IC.
V <sub>F</sub>	Diode forward voltage	-	0.8	1.0	V	1mA
C <sub>T</sub>	Diode total capacitance	-	-	15	pF	$V_{R}$ = 0V, f = 1MHz
I <sub>FM</sub>	Diode forward continuous current	-	100	-	mA	on 4x4inch PCB, V <sub>F</sub> =1.2V
I <sub>DDQ</sub>	V <sub>DD</sub> supply current 0MHz	-	2.2	3.0	mA	SDI = SCK = 0, CS = 0
I <sub>DD30</sub>	V <sub>DD</sub> supply current 30MHz	-	7.0	30	mA	f <sub>scк</sub> = 30MHz, SDI = CS = 0
HD2	Second harmonic distortion	-	-55	-50	dB	5MHz ±300mVp-p sine wave

### T/R Switch Characteristics (Over operating conditions unless otherwise specified, $V_{LL} = 3.3V$ , $V_{DD} = +5V$ , $T_j = 25^{\circ}C$ )

Sym	Parameter	Min	Тур	Max	Unit	Conditions
V <sub>x</sub>	Max $X_{0\sim3}$ to GND input voltage	±130	-	-	V	Ι <sub>x</sub> = ±500μΑ
R <sub>TRSW</sub>	T/R switch ON resistance	-	15	-	Ω	$I_x = \pm 5.0 \text{mA}$
V <sub>TRIP</sub>	$VX_{0\sim3}$ trip point to turn off	-	±1.0	±2.0	V	
V <sub>OFF</sub>	Switch turn off voltage	-	±2.0	-	V	I <sub>A-B</sub> = ±1.0mA
I <sub>OFF</sub>	Switch off current	-	±200	±300	μA	$X_n = \pm 100V$
I <sub>PEAK</sub>	Peak T/R switch current	-	±60	-	mA	
T <sub>OFF</sub>	Turn off time	-	-	20	ns	
T <sub>on</sub>	Turn on time	-	-	20	ns	
C <sub>SW(ON)</sub>	Switch on capacitance	-	21	-	pF	T/R SW = ON
C <sub>SW(OFF)</sub>	Switch off capacitance	-	15	-	pF	$X_n = \pm 25V$

### Clock and Logic I/O Characteristics (Over operating conditions unless otherwise specified, $V_{LL} = 3.3V$ , $V_{DD} = +5V$ , $T_j = 25^{\circ}C$ )

V <sub>IH</sub>	Input logic high voltage	2.5	3.3	5.0	V	
V <sub>IL</sub>	Input logic low voltage	0	-	0.6	V	
I <sub>IH</sub>	Input logic high current	-	0.4	1.0	μA	
I <sub>IL</sub>	Input logic low current	-1.0	-	-	μA	
C <sub>IN</sub>	Input capacitance	-	2.0	5.0	pF	
I <sub>он</sub>	V <sub>DOUT</sub> sourcing current	4.0	-	-	mA	V <sub>LL</sub> = 2.3V, V <sub>DOUT</sub> = 0
I <sub>OL</sub>	V <sub>DOUT</sub> sinking current	4.0	-	-	mA	$V_{LL} = V_{DOUT} = 2.3V$
V <sub>OH</sub>	Output logic high voltage	-	1.59	-	V	I <sub>он</sub> =-2.0mA
V <sub>ol</sub>	Output logic low voltage	-	0.67	-	V	I <sub>oL</sub> =-2.0mA

# **AC Electrical Characteristics** (Over operating conditions unless otherwise specified, $V_{LL} = 3.3V$ , $V_{DD} = +5V$ , $T_j = 25^{\circ}C$ )

t <sub>d(on)</sub>	LV SW turn on time	-	20	30	ns	
t <sub>d(off)</sub>	LV SW turn off time	-	20	30	ns	
t <sub>co(on)</sub>	Output shunt switch on time	-	40	50	ns	$\gamma = 50\gamma$
t <sub>co(off)</sub>	Output shunt switch off-delay	1.0	2.0	3.0	μs	$V_x = 5.0V$
V <sub>STG</sub>	Shunt on-short trig voltage level	-	±0.8	-	V	
BW	Small signal bandwidth with T/R SW	-	85	-	MHz	R <sub>LOAD</sub> = 50Ω
Q <sub>c</sub>	LV SW charge injection	-	2.6	3.5	рС	$V_{s}$ = 1.0V, $R_{s}$ = 0 $\Omega$ , $C_{LOAD}$ = 100pF
K <sub>o</sub>	OFF isolation	-	-65	-	٩D	at 10MHz D = 500
K <sub>CR</sub>	On channel crosstalk	-	-55	-	dB	at 10MHz, R <sub>LOAD</sub> = 50Ω
C <sub>(ON)</sub>	On capacitance output to RGND	-	37	-	۳E	from OA~OD to RGND
C <sub>(OFF)</sub>	Off capacitance output to RGND	-	23	-	pF	
f <sub>ськ</sub>	Serial clock frequency	-	25	-	MHz	

### AC Electrical Characteristics (cont.) (Over operating conditions unless otherwise specified, V<sub>LL</sub> = 3.3V, V<sub>DD</sub> = +5V, T<sub>j</sub> = 25°C)

Sym	Parameter	Min	Тур	Max	Unit	Conditions		
t <sub>sD</sub>	Setup time before LE rises	-	10	-				
t <sub>wLE</sub>	Time width of LE	-	20	-				
t <sub>DO</sub>	CLK delay time to data out	-	13	-		At 25MHz		
t <sub>wclR</sub>	Time width of CLR	55	15	-	ns	$V_{DD} = 4.75V$ $V_{LL} = 2.5V$		
t <sub>su</sub>	Set up time data to clock	-	5.0	-	-			
t <sub>h</sub>	Hold time data from clock	-	5.0	-	-			
t <sub>rf</sub>	CLK rise and fall time	1.5	-	-	-			
	Spike of shunt switching on	-	60	100		All cross-point switches off,		
V <sub>SPK</sub>	Spike of shunt switching off	-	10	-	mV	50Ω on O0~3 to GND 1k on X0~3 to GND		

## **20-bit Control Shift Registers**

MSB	Data Bits in the Register LS														
D19	D19	D17	D16		D15 D14		D13	D12	D11		D1	D0			
Unused	TMR	SSTE	FA	SN	SWA0	SWB0	SWC0	SWD0	SWA1		SWC3	SWD3			
		1	0		LV sv	vitches off*	•		• •		nt switch c				
	SW[D3:A0]	l	1		LV sv	witches on		<ul> <li>control data. Each data bit controls each channel LV switch independently.</li> </ul>							
					me to 1.0us* The shunt switches controlled by a re-trigat						•				
	TMR		1		Set on-	time to 2.0	us	<ul> <li>one-short timer. TMR sets the one short on-tir for all channels.</li> </ul>							
	OOTE		0	9	Shunt swite	ch trig Disa	abled*								
	SSTE —				Shunt swit	tch trig Ena	abled	SSTE = 0 trig disabled							
	0				Nor	mal trig *		FASN = 0 trig causing shunt switch on for a				or a			
	FASN		1		Force all s	shunt swite	ch on	period of TMR defined time.							

#### Notes:


1. D[15:0] are the cross-point switch SW[D3:A0] control data bits.

2. Shift in MSB first.

3. D19 is reserved.

4. The \* denotes power-on defaults status.

## **Logic Timing Waveforms**



## Pin Description (48-Lead QFN)

Pin	Name	Description
1	NC	Not connected internally to the IC
2	X0	T/R switch channel 0 high voltage input
3	NC	Not connected internally to the IC
4	NC	Not connected internally to the IC
5	X1	T/R switch channel 1 high voltage input
6	NC	Not connected internally to the IC
7	NC	Not connected internally to the IC
8	X2	T/R switch channel 2 high voltage input
9	NC	Not connected internally to the IC
10	NC	Not connected internally to the IC
11	X3	T/R switch channel 3 high voltage input
12	NC	Not connected internally to the IC
13	NC	Not connected internally to the IC
14	NC	Not connected internally to the IC
15	NC	Not connected internally to the IC
16	NC	Not connected internally to the IC
17	NC	Not connected internally to the IC
18	RGND	RF ground, diodes and shunt switch return ground (0V)
19	OA	Low voltage analog switch channel 0 output
20	OB	Low voltage analog switch channel 1 output
21	OC	Low voltage analog switch channel 2 output
22	OD	Low voltage analog switch channel 3 output
23	NC	Not connected internally to the IC
24	NC	Not connected internally to the IC
25	NC	Not connected internally to the IC
26	NC	Not connected internally to the IC
27	NC	Not connected internally to the IC
28	NC	Not connected internally to the IC
29	NC	Not connected internally to the IC
30	NC	Not connected internally to the IC
31	NC	Not connected internally to the IC
32	NC	Not connected internally to the IC
33	NC	Not connected internally to the IC
34	VSS	Negative voltage power supply -5V


## Pin Description (48-Lead QFN)

Pin	Name	Description
35	DGND	Digital control signal ground and VDD return ground (0V)
36	VDD	Positive voltage power supply +5V
37	DGND	Digital control signal ground and VDD return ground (0V)
38	VDD	Positive voltage power supply +5V
39	VLL	Logic supply voltage +2.5 to 3.3V
40	DIN	Serial data input
41	CLR	Data registers clear to all switches off, active high
42	CLK	Serial interface clock input
43	LE	Data registers latch enable, active on rising edge only
44	DOUT	Serial data output
45	NC	Not connected internally to the IC
46	NC	Not connected internally to the IC
47	NC	Not connected internally to the IC
48	NC	Not connected internally to the IC

Note: Thermal pad of the IC package (RGND) must be connected to the RF ground on the PCB.

# 48-Lead QFN Package Outline (K6)

7.00x7.00mm body, 1.00mm height (max), 0.50mm pitch



#### Notes:

- 1. A Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier can be: a molded mark/identifier; an embedded metal marker; or a printed indicator.
- 2. Depending on the method of manufacturing, a maximum of 0.15mm pullback (L1) may be present.
- 3. The inner tip of the lead may be either rounded or square.

Symb	ol	Α	A1	A3	b	D	D2	E	E2	е	L	L1	θ
Dimension	MIN	0.80	0.00	0.00	0.18	6.85*	1.25	6.85*	1.25	0.50	0.30 <sup>†</sup>	0.00	<b>0</b> 0
Dimension (mm)	NOM	0.90	0.02	0.20 REF	0.25	7.00	-	7.00	-	0.50 BSC	0.40 <sup>†</sup>	-	-
	MAX	1.00	0.05		0.30	7.15*	5.45	7.15*	5.45	воо	0.50 <sup>+</sup>	0.15	14 <sup>0</sup>

JEDEC Registration MO-220, Variation VKKD-6, Issue K, June 2006.

\* This dimension is not specified in the JEDEC drawing.

† This dimension differs from the JEDEC drawing.

Drawings are not to scale.

Supertex Doc.#: DSPD-48QFNK67X7P050, Version C041009.

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <u>http://www.supertex.com/packaging.html</u>.)

**Supertex inc.** does not recommend the use of its products in life support applications, and will not knowingly sell them for use in such applications unless it receives an adequate "product liability indemnification insurance agreement." **Supertex inc.** does not assume responsibility for use of devices described, and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions and inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications refer to the **Supertex inc.** (website: http://www.supertex.com)

©2014 Supertex inc. All rights reserved. Unauthorized use or reproduction is prohibited.

