

Is Now Part of



ON Semiconductor®

To learn more about ON Semiconductor, please visit our website at www.onsemi.com

Please note: As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore (_), the underscore (_) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (_). Please check the ON Semiconductor website to verify the updated device numbers. The most current and up-to-date ordering information can be found at www.onsemi.com. Please email any questions regarding the system integration to Fairchild guestions@onsemi.com.

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officer

July 2016



FDD10AN06A0

N-Channel PowerTrench[®] MOSFET 60V, 50A, 10.5m Ω

Features


- $R_{DS(on)}$ = 9.4 m Ω (Typ.) @ V_{GS} = 10 V, I_D = 50 A
- Q_{G(tot)} = 28 nC (Typ.) @ V_{GS} = 10 V
- · Low Miller Charge
- · Low Q_{rr} Body Diode
- UIS Capability (Single Pulse and Repetitive Pulse)


Applications

- · Consumer Applications
- LED TV
- · Synchronous Rectification

General Description

This N-Channel MOSFET has been designed specifically to improve the overall efficiency of DC/DC converters using either synchronous or conventional switching PWM controllers. These MOSFETs feature faster switching and lower gate charge than other MOSFETs with comparable RDS(ON) specifications. The result is a MOSFET that is easy and safer to drive (even at very high frequencies), and DC/DC power supply designs with higher reliability and system efficiency.





MOSFEI Maximum Ratings T_C = 25°C unless otherwise noted

Symbol	Parameter	Rating	Unit
V_{DSS}	Drain to Source Voltage	60	V
V _{GS}	Gate to Source Voltage	±20	V
I _D	Drain Current		
	Continuous (T_C < 115 $^{\circ}$ C, V_{GS} = 10V)	50	Α
	Continuous ($T_{amb} = 25^{\circ}C$, $V_{GS} = 10V$, with $R_{\theta JA} = 52^{\circ}C/W$)	11	Α
	Pulsed	Figure 4	Α
E _{AS}	Single Pulse Avalanche Energy (Note 1)	429	mJ
P_{D}	Power dissipation	135	W
	Derate above 25°C	0.9	W/°C
T _J , T _{STG}	Operating and Storage Temperature	-55 to 175	°C

Thermal Characteristics

$R_{\theta JC}$	Thermal Resistance, Junction to Case, Max.	1.11	°C/W		
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient, Max.	100	°C/W		
$R_{\theta JA}$	Thermal Resistance Junction to Ambient, 1in ² copper pad area, Max.	52	°C/W		

Package Marking and Ordering Information

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FDD10AN06A0	FDD10AN06A0	D-PAK	330mm	16mm	2500 units


Electrical Characteristics $T_C = 25^{\circ}C$ unless otherwise noted

Symbol	Parameter	Test Conditions		Min	Тур	Max	Unit
Off Charac	cteristics	•			•	!	
B _{VDSS}	Drain to Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$		60	-	-	V
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 50V		-	-	1	
		$V_{GS} = 0V$	T _C = 150°C	-	-	250	μΑ
I _{GSS}	Gate to Source Leakage Current	V _{GS} = ±20V		-	-	±100	nA
On Charac	cteristics						
V _{GS(TH)}	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 250 \mu A$		2	-	4	V
	Drain to Source On Resistance	I _D = 50A, V _{GS} = 10V		-	0.0094	0.0105	Ω
r _{DS(ON)}		I _D = 25A, V _{GS} = 6V		-	0.015	0.027	
		$I_D = 50A, V_{GS} = 1$ $T_J = 175^{\circ}C$	-	0.020	0.023		
Dynamic (Characteristics			•		•	
C _{ISS}	Input Capacitance	V _{DS} = 25V, V _{GS} = 0V, f = 1MHz		-	1840	-	pF
C _{OSS}	Output Capacitance			-	340	-	pF
C _{RSS}	Reverse Transfer Capacitance			-	110	-	pF
Q _{g(TOT)}	Total Gate Charge at 10V	V _{GS} = 0V to 10V			28	37	nC
Q _{g(TH)}	Threshold Gate Charge	V _{GS} = 0V to 2V	$\int V_{DD} = 30V$	-	3.5	4.6	nC
Q_{gs}	Gate to Source Gate Charge		$I_D = 50A$	-	9.8	-	nC
Q _{gs2}	Gate Charge Threshold to Plateau		$I_g = 1.0 \text{mA}$	-	6.4	-	nC
Q _{gd}	Gate to Drain "Miller" Charge			-	7.8	-	nC
Switching	Characteristics (V _{GS} = 10V)			•			
t _{ON}	Turn-On Time			-	-	131	ns
t _{d(ON)}	Turn-On Delay Time			-	8	-	ns
t _r	Rise Time	V _{DD} = 30V, I _D = 50	0A	-	79	-	ns
t _{d(OFF)}	Turn-Off Delay Time	$V_{GS} = 10V, R_{GS} = 10\Omega$		-	32	-	ns
t _f	Fall Time			-	32	-	ns
t _{OFF}	Turn-Off Time			-	-	97	ns
Drain-Sou	rce Diode Characteristics						_
V _{SD}	Source to Drain Diode Voltage	I _{SD} = 50A		-	-	1.25	V
		I _{SD} = 25A		-	-	1.0	V
t _{rr}	Reverse Recovery Time	$I_{SD} = 50A$, $dI_{SD}/dt = 100A/\mu s$		-	36	72	ns
Q _{RR}	Reverse Recovered Charge	I _{SD} = 50A, dI _{SD} /dt = 100A/μs		-	-	23	nC

Notes:

1. Starting T_J = 25°C, L = 8.58mH, I_{AS} = 10A.

Electrical Characteristics $T_C = 25^{\circ}C$ unless otherwise noted






Figure 1. Normalized Power Dissipation vs Ambient Temperature

Figure 2. Maximum Continuous Drain Current vs Case Temperature




Figure 3. Transfer Characteristics




Figure 4. Peak Current Capability

Electrical Characteristics $T_C = 25^{\circ}C$ unless otherwise noted




Figure 5. Forward Bias Safe Operating Area




Figure 7. Transfer Characteristics





Figure 9. Drain to Source On Resistance vs Drain Current



NOTE: Refer to Fairchild Application Notes AN7514 and AN7515

Figure 6. Unclamped Inductive Switching Capability




Figure 8. Saturation Characteristics




Figure 10. Normalized Drain to Source On Resistance vs Junction Temperature

Electrical Characteristics $T_C = 25^{\circ}C$ unless otherwise noted




Figure 11. Normalized Gate Threshold Voltage vs Junction Temperature




Figure 13. Capacitance vs Drain to Source Voltage




Figure 12. Normalized Drain to Source Breakdown Voltage vs Junction Temperature




Figure 14. Gate Charge Waveforms for Constant Gate Currents

Test Circuits and Waveforms




Figure 15. Unclamped Energy Test Circuit




Figure 16. Unclamped Energy Waveforms




Figure 17. Gate Charge Test Circuit




Figure 18. Gate Charge Waveforms




Figure 19. Switching Time Test Circuit




Figure 20. Switching Time Waveforms

Thermal Resistance vs. Mounting Pad Area

The maximum rated junction temperature, T_{JM} , and the thermal resistance of the heat dissipating path determines the maximum allowable device power dissipation, P_{DM} , in an application. Therefore the application's ambient temperature, T_A (°C), and thermal resistance $R_{\theta JA}$ (°C/W) must be reviewed to ensure that T_{JM} is never exceeded. Equation 1 mathematically represents the relationship and serves as the basis for establishing the rating of the part.

$$P_{\rm DM} = \frac{(T_{\rm JM} - T_{\rm A})}{R_{\theta \rm JA}} \tag{EQ. 1}$$

In using surface mount devices such as the TO-252 package, the environment in which it is applied will have a significant influence on the part's current and maximum power dissipation ratings. Precise determination of P_{DM} is complex and influenced by many factors:

- Mounting pad area onto which the device is attached and whether there is copper on one side or both sides of the board.
- 2. The number of copper layers and the thickness of the board.
- 3. The use of external heat sinks.
- 4. The use of thermal vias.
- 5. Air flow and board orientation.
- For non steady state applications, the pulse width, the duty cycle and the transient thermal response of the part, the board and the environment they are in.

Fairchild provides thermal information to assist the designer's preliminary application evaluation. Figure 21 defines the $R_{\theta JA}$ for the device as a function of the top copper (component side) area. This is for a horizontally positioned FR-4 board with 1oz copper after 1000 seconds of steady state power with no air flow. This graph provides the necessary information for calculation of the steady state junction temperature or power dissipation. Pulse applications can be evaluated using the Fairchild device Spice thermal model or manually utilizing the normalized maximum transient thermal impedance curve.

Thermal resistances corresponding to other copper areas can be obtained from Figure 21 or by calculation using Equation 2 or 3. Equation 2 is used for copper area defined in inches square and equation 3 is for area in centimeters square. The area, in square inches or square centimeters is the top copper area including the gate and source pads.

$$R_{\theta JA} = 33.32 + \frac{23.84}{(0.268 + Area)}$$
 (EQ. 2)

Area in Inches Squared

$$R_{\theta JA} = 33.32 + \frac{154}{(1.73 + Area)}$$
 (EQ. 3)

Area in Centimeters Squared




Figure 21. Thermal Resistance vs Mounting Pad Area

PSPICE Electrical Model

.SUBCKT FDD10AN06A0 2 1 3; rev July 2002 Ca 12 8 7e-10 Cb 15 14 7e-10 Cin 6 8 1.8e-9 Dbody 7 5 DbodyMOD Dbreak 5 11 DbreakMOD

Ebreak 11 7 17 18 67.2 Eds 14 8 5 8 1 Egs 13 8 6 8 1 Esg 6 10 6 8 1 Evthres 6 21 19 8 1 Evtemp 20 6 18 22 1

Dplcap 10 5 DplcapMOD

It 8 17 1

Lgate 1 9 3.2e-9 Ldrain 2 5 1.0e-9 Lsource 3 7 1.2e-9

RLgate 1 9 32 RLdrain 2 5 10 RLsource 3 7 12

Mmed 16 6 8 8 MmedMOD Mstro 16 6 8 8 MstroMOD Mweak 16 21 8 8 MweakMOD

Rbreak 17 18 RbreakMOD 1 Rdrain 50 16 Rdrain MOD 1.35e-3 Rgate 9 20 3.6 RŠLC1 5 51 RSLCMOD 1e-6 RSLC2 5 50 1e3 Rsource 8 7 RsourceMOD 6e-3 Rvthres 22 8 RvthresMOD 1 Rvtemp 18 19 RvtempMOD 1 S1a 6 12 13 8 S1AMOD S1b 13 12 13 8 S1BMOD S2a 6 15 14 13 S2AMOD S2b 13 15 14 13 S2BMOD

Vbat 22 19 DC 1

ESLC 51 50 VALUE={(V(5,51)/ABS(V(5,51)))*(PWR(V(5,51)/(1e-6*250),7))}

.MODEL DbodyMOD D (IS=2E-11 N=1.06 RS=3.3e-3 TRS1=2.4e-3 TRS2=1.1e-6 + CJO=1.25e-9 M=5.3e-1 TT=4.2e-8 XTI=3.9)

.MODEL DbreakMOD D (RS=2.7e-1 TRS1=1e-3 TRS2=-8.9e-6)

.MODEL DplcapMOD D (CJO=4.7e-10 IS=1e-30 N=10 M=0.44)

.MODEL MmedMOD NMOS (VTO=3.5 KP=5.5 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=3.6)

.MODEL MstroMOD NMOS (VTO=4.25 KP=80 IS=1e-30 N=10 TOX=1 L=1u W=1u)

.MODEL MweakMOD NMOS (VTO=2.92 KP=0.03 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=36 RS=0.1)

.MODEL RbreakMOD RES (TC1=9e-4 TC2=5e-7)

.MODEL RdrainMOD RES (TC1=2.5e-2 TC2=7.8e-5)

.MODEL RSLCMOD RES (TC1=1e-3 TC2=3.5e-5)

.MODEL RsourceMOD RES (TC1=1e-3 TC2=1e-6)
.MODEL RvthresMOD RES (TC1=-5.3e-3 TC2=-1.3e-5)

.MODEL RvtempMOD RES (TC1=-2.6e-3 TC2=1.3e-6)

.MODEL S1AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-8 VOFF=-5)


.MODEL S1BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-5 VOFF=-8)

.MODEL S2AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-2 VOFF=-1.5)

.MODEL S2BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-1.5 VOFF=-2)

.ENDS

Note: For further discussion of the PSPICE model, consult A New PSPICE Sub-Circuit for the Power MOSFET Featuring Global Temperature Options; IEEE Power Electronics Specialist Conference Records, 1991, written by William J. Hepp and C. Frank Wheatley.



SABER Electrical Model

```
REV July 2002
template FDD10AN06A0 n2,n1,n3
electrical n2,n1,n3
dp..model dbodymod = (isl=2e-11,nl=1.06,rs=3.3e-3,trs1=2.4e-3,trs2=1.1e-6,cjo=1.25e-9,m=5.3e-1,tt=4.2e-8,xti=3.9)
dp..model dbreakmod = (rs=2.7e-1,trs1=1e-3,trs2=-8.9e-6)
dp..model dplcapmod = (cjo=4.7e-10,isl=10e-30,nl=10,m=0.44)
m..model mmedmod = (type=_n, vto=3.5, kp=5.5, is=1e-30, tox=1)
m..model mstrongmod = (type=_n,vto=4.25,kp=80,is=1e-30, tox=1)
m..model mweakmod = (type=_n,vto=2.92,kp=0.03,is=1e-30, tox=1)
sw_vcsp..model s1amod = (ron=1e-5,roff=0.1,von=-8,voff=-5)
                                                                                                                             LDRAIN
                                                                                   DPLCAP
                                                                                                                                      DRAIN
sw vcsp..model s1bmod = (ron=1e-5,roff=0.1,von=-5,voff=-8)
sw vcsp..model s2amod = (ron=1e-5,roff=0.1,von=-2,voff=-1.5)
                                                                                                                            RLDRAIN
                                                                                              RSLC1
sw_vcsp..model s2bmod = (ron=1e-5,roff=0.1,von=-1.5,voff=-2)
c.ca n12 n8 = 7e-10
                                                                                 RSLC2 ₹
c.cb n15 n14 = 7e-10
                                                                                                 ISCL
c.cin n6 n8 = 1.8e-9
                                                                                                           DBREAK
dp.dbody n7 n5 = model=dbodymod
                                                                                              RDRAIN
                                                                        ESG
dp.dbreak n5 n11 = model=dbreakmod
                                                                                                                            DBODY
                                                                                   EVTHRES
dp.dplcap n10 n5 = model=dplcapmod
                                                                                      (19)
(8)
                                                                                                             MWEAK
                                                                       EVTEME
spe.ebreak n11 n7 n17 n18 = 67.2
                                                                                                ←MMED
                                                                         \frac{18}{22}
                                                                                                             ERREAR
spe.eds n14 n8 n5 n8 = 1
                                                                                         MSTR0
spe.egs n13 n8 n6 n8 = 1
                                                      RLGATE
                                                                                                                            LSOURCE
spe.esg n6 n10 n6 n8 = 1
                                                                                         CIN
                                                                                                                                     SOURCE
spe.evthres n6 n21 n19 n8 = 1
spe.evtemp n20 n6 n18 n22 = 1
                                                                                                          RSOURCE
                                                                                                                           RLSOURCE
i.it n8 n17 = 1
                                                                                                                RBREAK
                                                                                                            17
I.lgate n1 n9 = 3.2e-9
                                                                                                                          RVTEMP
I.Idrain n2 n5 = 1.0e-9
                                                                                 o S2B
I.Isource n3 n7 = 1.2e-9
                                                                                        СВ
                                                                                                                          19
                                                                                                           IT
                                                                                                                            VBAT
res.rlgate n1 n9 = 32
res.rldrain n2 n5 = 10
res.rlsource n3 n7 = 12
                                                                                                                RVTHRES
m.mmed n16 n6 n8 n8 = model=mmedmod, I=1u, w=1u
m.mstrong n16 n6 n8 n8 = model=mstrongmod, l=1u, w=1u
m.mweak n16 n21 n8 n8 = model=mweakmod, l=1u, w=1u
res.rbreak n17 n18 = 1, tc1=9e-4,tc2=5e-7
res.rdrain n50 n16 = 1.35e-3, tc1=2.5e-2,tc2=7.8e-5
res.rgate n9 n20 = 3.6
res.rslc1 n5 n51 = 1e-6, tc1=1e-3,tc2=3.5e-5
res.rslc2 n5 n50 = 1e3
res.rsource n8 n7 = 6e-3, tc1=1e-3,tc2=1e-6
res.rvthres n22 n8 = 1, tc1=-5.3e-3,tc2=-1.3e-5
res.rvtemp n18 n19 = 1, tc1=-2.6e-3,tc2=1.3e-6
sw vcsp.s1a n6 n12 n13 n8 = model=s1amod
sw vcsp.s1b n13 n12 n13 n8 = model=s1bmod
sw vcsp.s2a n6 n15 n14 n13 = model=s2amod
sw vcsp.s2b n13 n15 n14 n13 = model=s2bmod
v.vbat n22 n19 = dc=1
equations {
i (n51->n50) +=iscl
|sc|: v(n51,n50) = ((v(n5,n51)/(1e-9+abs(v(n5,n51))))*((abs(v(n5,n51)*1e6/250))**7))
```

SPICE Thermal Model

REV 23 July 2002 FDD10AN06A0T

CTHERM1 TH 6 3.2e-3 CTHERM2 6 5 3.3e-3

CTHERM3 5 4 3.4e-3

CTHERM4 4 3 3.5e-3

CTHERM5 3 2 6.4e-3

CTHERM6 2 TL 1.9e-2

RTHERM1 TH 6 5.5e-4

RTHERM2 6 5 5.0e-3

RTHERM3 5 4 4.5e-2

RTHERM4 4 3 1.5e-1

RTHERM5 3 2 3.37e-1

RTHERM6 2 TL 3.5e-1

SABER Thermal Model

SABER thermal model FDD10AN06A0T template thermal_model th tl thermal_c th, tl

ctherm.ctherm1 th 6 =3.2e-3

ctherm.ctherm2 6 5 = 3.3e-3 ctherm.ctherm3 5 4 =3.4e-3

ctherm.ctherm4 4 3 =3.5e-3

ctherm.ctherm5 3 2 =6.4e-3

ctherm.ctherm6 2 tl =1.9e-2

rtherm.rtherm1 th 6 = 5.5e-4


rtherm.rtherm2 6 5 =5.0e-3


rtherm.rtherm3 5 4 =4.5e-2

rtherm.rtherm4 4 3 =1.5e-1

rtherm.rtherm5 3 2 =3.37e-1 rtherm.rtherm6 2 tl =3.5e-1

}





ON Semiconductor and in are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdt/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and exp

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

ON Semiconductor: FDD10AN06A0