# 256Kx16 LOW VOLTAGE, ULTRA LOW POWER CMOS STATIC RAM

#### **KEY FEATURES**

- High-speed access time: 35ns, 45ns, 55ns
- CMOS low power operation
  - 30 mW (typical) operating
  - 6 µW (typical) CMOS standby
- TTL compatible interface levels
- Single power supply
  - -1.65V-2.2V VDD (IS62/65WV25616EALL)
  - 2.2V-3.6V VDD (IS62/65WV25616EBLL)
  - 3.3V +/-5% VDD (IS62/65WV25616ECLL)
- Package : 44-pin TSOP (Type II) 48-pin mini BGA
- Commercial, Industrial and Automotive temperature support
- Lead-free available

#### DESCRIPTION


The *ISSI* IS62/65WV25616EALL/EBLL/ECLL are highspeed, low power, 4M bit static RAMs organized as 256K words by 16 bits. It is fabricated using *ISSI*'s highperformance CMOS technology.

This highly reliable process coupled with innovative circuit design techniques, yields high-performance and low power consumption devices. When CS1# is HIGH (deselected) or when CS2 is LOW (deselected) or when CS1# is LOW, CS2 is HIGH and both LB# and UB# are HIGH, the device assumes a standby mode at which the power dissipation can be reduced down with CMOS input levels.

Easy memory expansion is provided by using Chip Enable and Output Enable inputs. The active LOW Write Enable (WE#) controls both writing and reading of the memory. A data byte allows Upper Byte (UB#) and Lower Byte (LB#) access.

The IS62/65WV25616EALL/EBLL/ECLL are packaged in the JEDEC standard 48-pin mini BGA (6mm x 8mm) and 44-Pin TSOP (TYPE II).

#### FUNCTIONAL BLOCK DIAGRAM



Copyright © 2015 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.

Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless Integrated Silicon Solution, Inc. receives written assurance to its satisfaction, that:

a.) the risk of injury or damage has been minimized;

b.) the user assume all such risks; and

c.) potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances





1

PRELIMINARY APRIL 2015



### PIN CONFIGURATIONS 48-Pin mini BGA (6mm x 8mm)






# **PIN DESCRIPTIONS**

A0-A17	Address Inputs
I/O0-I/O15	Data Inputs/Outputs
CS1#, CS2	Chip Enable Input
OE#	Output Enable Input
WE#	Write Enable Input
LB#	Lower-byte Control (I/O0-I/O7)
UB#	Upper-byte Control (I/O8-I/O15)
NC	No Connection
Vdd	Power
GND	Ground

## 44-Pin mini TSOP (Type II)





# **FUNCTION DESCRIPTION**

SRAM is one of random access memories. Each byte or word has an address and can be accessed randomly. SRAM has three different modes supported. Each function is described below with Truth Table.

### STANDBY MODE

Device enters standby mode when deselected CS1# HIGH or CS2 LOW or both UB# and LB# are HIGH). The input and output pins (I/O0-15) are placed in a high impedance state. The current consumption in this mode will be ISB1 or ISB2. CMOS input in this mode will maximize saving power.

### WRITE MODE

Write operation issues with Chip selected (CS1# LOW and CS2 HIGH) and Write Enable (WE#) input LOW. The input and output pins (I/O0-15) are in data input mode. Output buffers are closed during this time even if OE# is LOW. UB# and LB# enables a byte write feature. By enabling LB# LOW, data from I/O pins (I/O0 through I/O7) are written into the location specified on the address pins. And with UB# being LOW, data from I/O pins (I/O8 through I/O15) are written into the location.

### **READ MODE**

Read operation issues with Chip selected (CS1# LOW and CS2 HIGH) and Write Enable (WE#) input HIGH. When OE# is LOW, output buffer turns on to make data output. Any input to I/O pins during READ mode is not permitted. UB# and LB# enables a byte read feature. By enabling LB# LOW, data from memory appears on I/O0-7. And with UB# being LOW, data from memory appears on I/O8-15.

In the READ mode, output buffers can be turned off by pulling OE# HIGH. In this mode, internal device operates as READ but I/Os are in a high impedance state. Since device is in READ mode, active current is used.

Mode	CS1#	CS2	WE#	OE#	LB#	UB#	I/O0-I/O7	I/O8-I/O15	VDD Current
	Н	Х	Х	Х	Х	Х	High-Z	High-Z	
Not Selected	Х	L	Х	Х	Х	Х	High-Z	High-Z	ISB2
	Х	Х	Х	Х	Н	Н	High-Z	High-Z	
Output Disabled	L	Н	Н	Н	L	Х	High-Z	High-Z	ICC,ICC1
	L	Н	Н	Н	Х	L	High-Z	High-Z	
	L	Н	Н	L	L	Н	DOUT	High-Z	
Read	L	Н	Н	L	Н	L	High-Z	DOUT	ICC,ICC1
	L	Н	Н	L	L	L	DOUT	DOUT	
	L	Н	L	Х	L	Н	DIN	High-Z	
Write	L	Н	L	Х	Н	L	High-Z	DIN	ICC,ICC1
	L	Н	L	Х	L	L	DIN	DIN	

### **TRUTH TABLE**

# IS62WV25616EALL/EBLL/ECLL IS65WV25616EBLL/ECLL



# **ABSOLUTE MAXIMUM RATINGS AND OPERATING RANGE**

## ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Symbol	Parameter	Value	Unit
Vterm	Terminal Voltage with Respect to GND	–0.5 to V <sub>DD</sub> + 0.5V	V
V <sub>DD</sub>	V <sub>DD</sub> Related to GND	-0.3 to 4.0	V
tStg	Storage Temperature	–65 to +150	°C
P <sub>T</sub>	Power Dissipation	1.0	W

Notes:

1. Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

# **OPERATING RANGE**<sup>(1)</sup>

Range	Ambient Temperature	PART NUMBER	SPEED (MAX)	VDD(MIN)	VDD(TYP)	VDD(MAX)
Commercial	0°C to +70°C		55 ns	1.65V	1.8V	2.2V
Industrial	-40°C to +85°C	~EALL	55 ns	1.65V	1.8V	2.2V
Automotive	-40°C to +125°C		55 ns	1.65V	1.8V	2.2V
Commercial	0°C to +70°C		45ns	2.2V	3.0V	3.6V
Industrial	-40°C to +85°C	~EBLL	45ns	2.2V	3.0V	3.6V
Automotive	-40°C to +125°C		55ns	2.2V	3.0V	3.6V
Commercial	0°C to +70°C		35ns	3.135V	3.3V	3.465V
Industrial	-40°C to +85°C	~ECLL	35ns	3.135V	3.3V	3.465V
Automotive	-40°C to +125°C	1	45ns	3.135V	3.3V	3.465V

Note:

1. Full device AC operation assumes a 100 µs ramp time from 0 to Vcc(min) and 200 µs wait time after Vcc stabilization.

#### PIN CAPACITANCE <sup>(1)</sup>

Parameter	Symbol	Test Condition	Max	Units
Input capacitance	C <sub>IN</sub>	$T = 25^{\circ}C f = 1 MHz V = V (typ)$	6	pF
DQ capacitance (IO0–IO15)	C <sub>I/O</sub>	$T_A = 25^{\circ}C, f = 1 \text{ MHz}, V_{DD} = V_{DD}(typ)$	8	pF

Note:

1. These parameters are guaranteed by design and tested by a sample basis only.

## THERMAL CHARACTERISTICS (1)

Symbol	Rating	Units
R <sub>θJA</sub>	TBD	°C/W
R <sub>θJB</sub>	TBD	°C/W
$R_{ extsf{ heta}JC}$	TBD	°C/W
-	R <sub>eja</sub>	R <sub>0JA</sub> TBD       R <sub>0JB</sub> TBD

Note:

1. These parameters are guaranteed by design and tested by a sample basis only.




# AC TEST CONDITIONS (OVER THE OPERATING RANGE)

Parameter	Unit (1.65V~2.2V)	Unit (2.2V~3.6V)	Unit (3.3V +/-5%)
Input Pulse Level	0.4V to $V_{DD}$ -0.3V	0.4V to $V_{DD}$ -0.3V	0.4V to $V_{\text{DD}}$ -0.3V
Input Rise and Fall Time	1V/ns	1V/ns	1V/ns
Output Timing Reference Level	0.9V	1/2 V <sub>DD</sub>	½ V <sub>DD</sub> + 0.05V
R1	13500	1005	1213
R2	10800	820	1378
V <sub>TM</sub>	1.8V	3.0V	3.3V
Output Load Conditions	I	Refer to Figure 1 and	2

## **OUTPUT LOAD CONDITIONS FIGURES**





**FIGURE 2** 



## DC ELECTRICAL CHARACTERISTICS

# IS62(5)WV25616EALL DC ELECTRICAL CHARACTERISTICS-I (OVER THE OPERATING RANGE) VDD = 1.65V $\sim$ 2.2V

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	I <sub>OH</sub> = -0.1 mA	1.4	—	V
V <sub>OL</sub>	Output LOW Voltage	I <sub>OL</sub> = 0.1 mA	_	0.2	V
V <sub>IH</sub> <sup>(1)</sup>	Input HIGH Voltage		1.4	V <sub>DD</sub> + 0.2	V
V <sub>IL</sub> <sup>(1)</sup>	Input LOW Voltage		-0.2	0.4	V
ILI	Input Leakage	$GND < V_{IN} < V_{DD}$	-1	1	μA
I <sub>LO</sub>	Output Leakage	$GND < V_{IN} < V_{DD}$ , Output Disabled	-1	1	μA

Notes:

1. VILL(min) = -1.0V AC (pulse width < 10ns). Not 100% tested.

VIHH (max) = VDD + 1.0V AC (pulse width < 10ns). Not 100% tested.

# IS62(5)WV25616EBLL DC ELECTRICAL CHARACTERISTICS-I (OVER THE OPERATING RANGE) VDD = $2.2V \sim 3.6V$

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	$2.2 \le V_{DD} < 2.7, I_{OH} = -0.1 \text{ mA}$	2.0		V
		$2.7 \le V_{DD} \le 3.6$ , $I_{OH} = -1.0$ mA	2.4		V
V <sub>OL</sub>	Output LOW Voltage	$2.2 \le V_{DD} < 2.7, I_{OL} = 0.1 \text{ mA}$	—	0.4	V
		$2.7 \le V_{DD} \le 3.6$ , $I_{OL} = 2.1$ mA	—	0.4	V
V <sub>IH</sub> <sup>(1)</sup>	Input HIGH Voltage	$2.2 \le V_{DD} < 2.7$	1.8	V <sub>DD</sub> + 0.3	V
		$2.7 \le V_{DD} \le 3.6$	2.0	V <sub>DD</sub> + 0.3	V
V <sub>IL</sub> <sup>(1)</sup>	Input LOW Voltage	$2.2 \le V_{DD} < 2.7$	-0.3	0.6	V
		$2.7 \le V_{DD} \le 3.6$	-0.3	0.8	V
ILI	Input Leakage	$GND < V_{IN} < V_{DD}$	-1	1	μA
I <sub>LO</sub>	Output Leakage	$GND < V_{IN} < V_{DD}$ , Output Disabled	–1	1	μA

Notes:

1. VILL(min) = -2.0V AC (pulse width < 10ns). Not 100% tested.

VIHH (max) = VDD + 2.0V AC (pulse width < 10ns). Not 100% tested.

# IS62(5)WV25616ECLL DC ELECTRICAL CHARACTERISTICS-I (OVER THE OPERATING RANGE) VDD = $3.3V + -5\%^{(2)}$

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	I <sub>OH</sub> = -1.0 mA	2.4		V
V <sub>OL</sub>	Output LOW Voltage	I <sub>OL</sub> = 2.1 mA	—	0.4	V
V <sub>IH</sub> <sup>(1)</sup>	Input HIGH Voltage		2.0	V <sub>DD</sub> + 0.3	V
V <sub>IL</sub> <sup>(1)</sup>	Input LOW Voltage		-0.3	0.8	V
ILI	Input Leakage	$GND < V_{IN} < V_{DD}$	–1	1	μA
I <sub>LO</sub>	Output Leakage	$GND < V_{IN} < V_{DD}$ , Output Disabled	–1	1	μA

Notes:

1. VILL(min) = -2.0V AC (pulse width < 10ns). Not 100% tested.

VIHH (max) = VDD + 2.0V AC (pulse width < 10ns). Not 100% tested.

2. VDD=3.3V +/-5% is for high speed of 35ns device (ECLL).



## IS62(5)WV25616EALL DC ELECTRICAL CHARACTERISTICS-II FOR POWER (OVER THE OPERATING RANGE)

Symbol	Parameter	Test Conditions	Grade	-55 Max.	Unit
	V <sub>DD</sub> Dynamic	$V_{DD} = MAX, I_{OUT} = 0 mA, f = f_{MAX}$	Com.	20	
ICC	Operating		Ind./Auto A1	22	mA
	Supply Current		Auto. A3	22	
	V <sub>DD</sub> Static	$V_{DD} = MAX,$	Com.	5	
ICC1	Operating	$I_{OUT} = 0 \text{ mA}, \text{ f} = 0$	Ind./Auto A1	5	mA
	Supply Current		Auto. A3	5	
	CMOS Standby Current (CMOS	$V_{DD} = MAX,$ (1) $0V \le CS2 \le 0.2V$	Com.	6	
	Inputs)	or	Ind./Auto A1	8	
ISB2		(2) CS1# $\geq$ V <sub>DD</sub> - 0.2V, CS2 $\geq$ V <sub>DD</sub> - 0.2V or	Auto. A3	15	μA
		(3) LB# and UB# $\geq$ V <sub>DD</sub> - 0.2V CS1# $\leq$ 0.2V, CS2 $\geq$ V <sub>DD</sub> - 0.2V, f = 0	typ. <sup>(1)</sup>	3.5	

Notes:

Typical values are measured at VDD = 1.8V,  $T_{\text{A}}$  = 25°C , and not 100% tested. 1.

### IS62(5)WV25616EBLL/ECLL DC ELECTRICAL CHARACTERISTICS-II FOR POWER (OVER THE OPERATING RANGE)

Symbol	Parameter	Test Conditions	Grade	-35 <sup>(1)</sup> Max.	-45 Max.	-55 Max.	Unit
	V <sub>DD</sub> Dynamic	$V_{DD} = MAX, I_{OU T} = 0 mA, f = f_{MAX}$	Com.	22	20	20	
ICC	Operating		Ind./Auto A1	25	22	22	mA
	Supply Current		Auto. A3	-	22	22	
	V <sub>DD</sub> Static	$V_{DD} = MAX,$	Com.	5	5	5	
ICC1	Operating	$I_{OUT} = 0 \text{ mA}, f = 0$	Ind./Auto A1	5	5	5	mA
	Supply Current		Auto. A3	-	5	5	
	CMOS Standby	$V_{DD} = MAX,$ (1) 0V $\leq$ CS2 $\leq$ 0.2V	Com.	6	6	6	
	Current (CMOS Inputs)	or (2) CS1# $\geq$ V <sub>DD</sub> - 0.2V, CS2 $\geq$ V <sub>DD</sub> - 0.2V	Ind./Auto A1	8	8	8	
ISB2		or	Auto. A3	-	15	15	μA
		(3) LB# and UB# ≥ $V_{DD}$ - 0.2V CS1# ≤ 0.2V, CS2 ≥ $V_{DD}$ - 0.2V, f = 0	typ. <sup>(2)</sup>		3.5		

Notes:

1. 35 ns speed bin is for ECLL (VDD=3.3V +/-5%) only. 2. Typical values are measured at VDD = 3.0V,  $T_A = 25^{\circ}C$ , and not 100% tested.



# AC CHARACTERISTICS<sup>(6)</sup> (OVER OPERATING RANGE)

#### **READ CYCLE AC CHARACTERISTICS**

Baramatar	Symbol	35r	າs <sup>(7)</sup>	45ns		55ns		unit	notos
Parameter	Symbol	Min	Max	Min	Max	Min	Max		notes
Read Cycle Time	tRC	35	-	45	-	55	-	ns	1,5
Address Access Time	tAA	-	35	-	45	-	55	ns	1
Output Hold Time	tOHA	8	-	10	-	10	-	ns	1
CS1#, CS2 Access Time	tACS1/ACS2	-	35	-	45	-	55	ns	1
UB#, LB# Access Time	tBA	-	35	-	45	-	55	ns	1
OE# Access Time	tDOE	-	18	-	20	-	25	ns	1
OE# to High-Z Output	tHZOE	-	12	-	15	-	20	ns	2
OE# to Low-Z Output	tLZOE	4	-	5	-	5	-	ns	2
CS1#, CS2 to High-Z Output	tHZCS	-	12	-	15	-	20	ns	2
CS1#, CS2 to Low-Z Output	tLZCS	10	-	10	-	10	-	ns	2
UB#, LB# to High-Z Output	tHZB	-	12	-	15	-	20	ns	2
UB#, LB# to Low-Z Output	tLZB	10	-	10	-	10	-	ns	2

## WRITE CYCLE AC CHARACTERISTICS

Parameter	Symbol	35r	<b>IS</b> <sup>(7)</sup>	45ns		55ns		unit	notes
Farameter	Symbol	Min	Max	Min	Max	Min	Min		notes
Write Cycle Time	tWC	35	-	45	-	55	-	ns	1,3,5
CS1#, CS2 to Write End	tSCS	30	-	35	-	40	-	ns	1,3
Address Setup Time to Write End	tAW	30	-	35	-	40	-	ns	1,3
UB#,LB# to Write End	tAW	30	-	35	-	40	-	ns	1,3
Address Hold from Write End	tHA	0	-	0	-	0	-	ns	1,3
Address Setup Time	tSA	0	-	0	-	0	-	ns	1,3
WE# Pulse Width	tPWE	30	-	35	-	40	-	ns	1,3,4
Data Setup to Write End	tSD	18	-	20	-	25	-	ns	1,3
Data Hold from Write End	tHD	0	-	0	-	0	-	ns	1,3
WE# LOW to High-Z Output	tHZWE	-	12	-	15	-	20	ns	2,3
WE# HIGH to Low-Z Output	tLZWE	4	-	5	-	5	-	ns	2,3

Notes:

1. Tested with the load in Figure 1.

2. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. tHZOE, tHZCS, tHZB, and tHZWE transitions are measured when the output enters a high impedance state. Not 100% tested.

3. The internal write time is defined by the overlap of CS1# = LOW, CS2=HIGH, UB# or LB# = LOW, and WE# = LOW. All four conditions must be in valid states to initiate a Write, but any condition can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write.

4. tPWE > tHZWE + tSD when OE# is LOW.

5. Address inputs must meet V<sub>IH</sub> and V<sub>IL</sub> SPEC during this period. Any glitch or unknown inputs are not permitted. Unknown input with standby mode is acceptable.


6. Data retention characteristics are defined later in DATA RETENTION CHARACTERISTICS.

7. 35 ns speed bin is for ECLL (VDD=3.3V +/-5%) only .




# Timing Diagram

# READ CYCLE NO. 1<sup>(1)</sup> (ADDRESS CONTROLLED, CS1# = OE# = UB# = LB# = LOW, CS2 = WE# = HIGH)



1. The device is continuously selected.

# READ CYCLE NO. 2<sup>(1)</sup> (OE# CONTROLLED, WE# = HIGH)




Notes:

1. Address is valid prior to or coincident with CS1# LOW or CS2 HIGH transition.




#### WRITE CYCLE NO. 1<sup>(1,2)</sup> (CS1#, CS2 CONTROLLED, OE# = HIGH OR LOW)



#### Notes:

- 1. tHZWE is based on the assumption when tSA=0nS after READ operation. Actual DOUT for tHZWE may not appear if OE# goes high before Write Cycle. tHZOE is the time DOUT goes to High-Z after OE# goes high.
- 2. During this period the I/Os are in output state. Do not apply input signals.

# WRITE CYCLE NO. 2<sup>(1,2)</sup> (WE# CONTROLLED: OE# IS HIGH DURING WRITE CYCLE)




Notes:

2. During this period the I/Os are in output state. Do not apply input signals.

<sup>1.</sup> tHZOE is the time DOUT goes to High-Z after OE# goes high.

### WRITE CYCLE NO. 3 (WE# CONTROLLED: OE# IS LOW DURING WRITE CYCLE)




Notes:

1. If OE# is low during write cycle, tHZWE must be met in the application. Do not apply input signal during this period. Data output from the previous READ operation will drive IO BUS.



# WRITE CYCLE NO. 4 (UB# & LB# Controlled, OE# = LOW)



#### Notes:

- 1. If OE# is low during write cycle, tHZWE must be met in the application. Do not apply input signal during this period. Data output from the previous READ operation will drive IO BUS.
- 2. Due to the restriction of note1, OE# is recommended to be HIGH during write period.
- 3. Note WE# stays LOW in this example. If WE# toggles, tPWE and tHZWE must be considered.

# IS62WV25616EALL/EBLL/ECLL IS65WV25616EBLL/ECLL



### **DATA RETENTION CHARACTERISTICS**


Symbol	Parameter	Test Condition	OPTION	Min.	Тур. <sup>(2)</sup>	Max.	Unit
V <sub>DR</sub>	V <sub>DD</sub> for Data Retention	See Data Retention Waveform		1.5		3.6	V
$ \begin{array}{c c} I_{DR} & Data \mbox{ Retention} \\ Current & \\ & \\ & \\ & \\ & \\ & \\ & \\ & \\ & \\ & $	Com.	-	-	6			
		Ind./Auto A1	-	-	8	<u>,</u>	
		Auto A3	-	-	15	uA	
	typ. <sup>(2)</sup>		3.5				
t <sub>SDR</sub>	Data Retention Setup Time	See Data Retention Waveform		0	-	-	ns
t <sub>RDR</sub>	Recovery Time	See Data Retention Waveform		tRC	-	-	ns

Note:


1. If CS1# >VDD–0.2V, all other inputs including CS2 and UB# and LB# must meet this condition.

2. Typical values are measured at VDD = 3.0V,  $T_A = 25^{\circ}C$ , and not 100% tested.

### DATA RETENTION WAVEFORM (CS1# CONTROLLED)




## DATA RETENTION WAVEFORM (CS2 CONTROLLED)





## DATA RETENTION WAVEFORM (UB# AND LB# CONTROLLED)



#### Note:

- 1. CS2 must satisfy either CS2  $\geq$  VDD 0.2V or CS2  $\leq$  0.2V
- 2. CS1# must satisfy either CS1#  $\geq$  VDD 0.2V or CS1#  $\leq$  0.2V



# IS62WV25616EALL (1.65V - 2.2V)

# Commercial Range: 0°C to +85°C

Speed (ns)	Order Part No.	Package	
55	IS62WV25616EALL-55TL	TSOP (Type II), Lead-free	
55	IS62WV25616EALL-55BL	mini BGA (6mm x 8mm), Lead-free	

# Industrial Range: -40°C to +85°C

Speed (ns)	Order Part No.	Package
55	IS62WV25616EALL-55TI	TSOP (Type II)
55	IS62WV25616EALL-55TLI	TSOP (Type II), Lead-free
55	IS62WV25616EALL-55BI	mini BGA (6mm x 8mm)
55	IS62WV25616EALL-55B2I	mini BGA (6mm x 8mm), 2 CS Option
55	IS62WV25616EALL-55BLI	mini BGA (6mm x 8mm), Lead-free

# AUTOMOTIVE RANGE (A3): -40°C TO +125°C

\*PLEASE CONTACT ISSI MARKETING

# IS62WV25616EBLL (2.2V - 3.6V)

# Industrial Range: -40°C to +85°C

Speed (ns)	Order Part No.	Package
45	IS62WV25616EBLL-45TI	TSOP (Type II)
	IS62WV25616EBLL-45TLI	TSOP (Type II), Lead-free
	IS62WV25616EBLL-45BI	mini BGA (6mm x 8mm)
	IS62WV25616EBLL-45BLI	mini BGA (6mm x 8mm), Lead-free
	IS62WV25616EBLL-45B2I	mini BGA (6mm x 8mm), 2 CS Option
	IS62WV25616EBLL-45B2LI	mini BGA (6mm x 8mm), 2 CS Option, Lead-free
55	IS62WV25616EBLL-55TI	TSOP (Type II)
	IS62WV25616EBLL-55TLI	TSOP (Type II), Lead-free
	IS62WV25616EBLL-55BI	mini BGA (6mm x 8mm)
	IS62WV25616EBLL-55BLI	mini BGA (6mm x 8mm), Lead-free
	IS62WV25616EBLL-55B2I	mini BGA (6mm x 8mm), 2 CS Option
	IS62WV25616EBLL-55B2LI	mini BGA (6mm x 8mm), 2 CS Option, Lead-free



# Automotive Range (A1): -40°C to +85°C

Speed (ns)	Order Part No.	Package
45	IS65WV25616EBLL-45CTLA1	TSOP (Type II), Lead-free, Copper Lead-frame
	IS65WV25616EBLL-45BLA1	mini BGA (6mm x 8mm), Lead-free

# Automotive Range (A3): -40°C to +125°C

Speed (ns)	Order Part No.	Package
55	IS65WV25616EBLL-55TLA3	TSOP (Type II), Lead-free
55	IS65WV25616EBLL-55CTLA3	TSOP (Type II), Lead-free, Copper Lead-frame
55	IS65WV25616EBLL-55BA3	mini BGA (6mm x 8mm)
55	IS65WV25616EBLL-55BLA3	mini BGA (6mm x 8mm), Lead-free

# IS62WV25616ECLL (3.3V +/-5%)

# Industrial Range: -40°C to +85°C


Speed (ns)	Order Part No.	Package
35	IS62WV25616ECLL-35TI	TSOP (Type II)
35	IS62WV25616ECLL-35TLI	TSOP (Type II), Lead-free
35	IS62WV25616ECLL-35BI	mini BGA (6mm x 8mm)
35	IS62WV25616ECLL-35BLI	mini BGA (6mm x 8mm), Lead-free
35	IS62WV25616ECLL-35B2I	mini BGA (6mm x 8mm), 2 CS Option
35	IS62WV25616ECLL-35B2LI	mini BGA (6mm x 8mm), 2 CS Option, Lead-free

# Automotive Range (A3): -40°C to +125°C

Speed (ns)	Order Part No.	Package
45	IS65WV25616ECLL-45TLA3	TSOP (Type II), Lead-free
45	IS65WV25616ECLL-45CTLA3	TSOP (Type II), Lead-free, Copper Lead-frame
45	IS65WV25616ECLL-45BA3	mini BGA (6mm x 8mm)
45	IS65WV25616ECLL-45BLA3	mini BGA (6mm x 8mm), Lead-free

# IS62WV25616EALL/EBLL/ECLL IS65WV25616EBLL/ECLL

# PACKAGE INFORMATION



Integrated Silicon Solution, Inc.- <u>www.issi.com</u> Rev. 0A 04/28/2015



