

Low Jitter LVPECL Crystal Oscillator

Features

- Low jitter crystal oscillator (XO)
- Less than 1 ps typical root mean square CY2X0147 (RMS) phase jitter
- Differential low-voltage positive emitter coupled logic (LVPECL) output
- Output frequency from 50 MHz to 690 MHz
- Factory-configured or field-programmable
- Integrated phase-locked loop (PLL)
- Output enable or power-down function
- Supply voltage: 3.3 V or 2.5 V
- Pb-free package: 7.0 × 5.0 mm leadless chip carrier (LCC)
- Commercial and industrial temperature ranges

Functional Description


The CY2X0147 is a high-performance and high-frequency XO. The device uses a Cypress proprietary low-noise PLL to synthesize the frequency from an embedded crystal.

The CY2X0147 is available as a factory-configured device or as a field-programmable device. Factory-configured devices are configured for general use or they can be customer specific. The same CY2X0147 can be configured as four different device type as mentioned in Logic Block Diagram.


For a complete list of related documentation, click here.

Logic Block Diagrams

Device Type 1: High Performance LVPECL Crystal Oscillator with Output Enable




Device Type 2: High Performance LVPECL Crystal Oscillator with Frequency Margining - I²C control






Device Type 3: High Performance LVPECL Crystal Oscillator with Frequency Margining - Frequency Select



Device Type 4: High Performance LVPECL Voltage Controlled Crystal Oscillator





Contents

Pin Configurations	4
Pin Definitions	4
Functional Description	5
Device Type 1	5
Device Type 2	5
Device Type 3	5
Device Type 4	
Programming Description	6
Field Programmable CY2X0147	6
Factory Configured CY2X0147	
Programming Variables	
Output Frequency	6
Pin 1: Output Enable (OE) or	
Power Down (PD#)	6
Industrial versus	
Commercial Device Performance	6
Absolute Pull Range	6
Memory Map	7
Serial Interface Protocol and Timing	7
Device Address	
Data Valid	7
Data Frame	7
Acknowledge Pulse	7
Write Operations	
Writing Individual Bytes	8
Writing Multiple Bytes	

Read Operations	8
Current Address Read	8
Random Read	8
Sequential Read	
Absolute Maximum Conditions	
Operating Conditions	11
DC Electrical Characteristics	
AC Electrical Characteristics	
Typical Output Characteristics	14
Switching Waveforms	
Termination Circuits	
Ordering Information	16
Possible Configurations	
Ordering Code Definitions	
Package Diagrams	
Acronyms	
Document Conventions	
Units of Measure	18
Document History Page	19
Sales, Solutions, and Legal Information	20
Worldwide Sales and Design Support	20
Products	
PSoC® Solutions	
Cypress Developer Community	20
Technical Support	



Pin Configurations

Figure 1. 6-pin Ceramic LCC pinout


Device Type 1: High Performance LVPECL Crystal Oscillator with Output Enable:


Performance LVPECL
Crystal Oscillator with
Frequency Margining - I²C
control


Device Type 2: High

Device Type 3: High Performance LVPECL Crystal Oscillator with Frequency Margining -Frequency Select

Device Type 4: High Performance LVPECL Voltage Controlled Crystal Oscillator







VIN	1	6	VDD
OE/PD#	2	5	CLK#
VSS	3	4	CLK

Pin Definitions

Name	Device Type 1	Device Type 2	Device Type 3	Device Type 4	I/O Type	Description
OE/PD#	1	N/A	N/A	2	CMOS input	Output enable pin: Active HIGH. If OE = 1, CLK is enabled. Power-down pin: Active LOW. If PD# = 0, the device is powered down and the clock is disabled. The functionality of this pin is programmable
CLK, CLK#	4,5	4,5	4,5	4,5	LVPECL output	Differential output clock
DNU	2	N/A	N/A	N/A	_	Do not use: DNU pins are electrically connected, but perform no function
V_{DD}	6	6	6	6	Power	Supply voltage: 2.5 V or 3.3 V
V_{SS}	3	3	3	3	Power	Ground
FS1, FS0	N/A	N/A	1,2	N/A	CMOS input	Frequency Select
SDA	N/A	1	N/A	N/A	I/O	I2C Serial Data
SCLK	N/A	2	N/A	N/A	CMOS input	I2C Serial Clock
VIN	N/A	N/A	N/A	1	Analog input	VCXO Control voltage, Positive Slope



Functional Description

Device Type 1

Device Type 1 is a simple Crystal oscillator with one output frequency. Pin 1 can be programmed either as OE or PD#. The OE function is used to enable or disable the CLK output whereas PD# function puts the device into a low-power state,

Device Type 2

In Device Type 2, It has an I^2C bus serial interface, which is used to change the output frequency.

The CY2X0147 comes configured for four different frequencies. At power-on, the four configurations are transparently loaded into an internal volatile memory which, in turn, controls the PLL. The user can switch between the four frequencies through the I²C bus. The user can also configure the CY2X0147 with new output frequencies by shifting new data into the internal memory.

Frequency margining is a common application for this feature. One frequency is used for the standard operating mode of the device, while additional frequencies are available for margin testing, either during product development or in-system manufacturing test.

Note that all configuration changes made using I²C are temporary and are lost when power is removed from the device. At power-on, the device returns to its original state.


The configuration for a particular frequency is stored in a 6-byte block of memory, known as a word. The CY2X0147 has four such words, labeled 'Frequency Word 0' through 'Frequency Word 3'. An additional register byte contains a 2-bit field, which selects one of the four frequency words. By writing to this select byte, the user can switch back and forth between the four programmed frequencies. The select byte can be configured to select any of the four frequency words at power-on.

When changing the output frequency, the frequency transition is not guaranteed to be smooth. There can be frequency excursions beyond the start frequency and the new frequency Glitches and runt pulses are possible, and time must be allowed for the PLL to re-lock.

If more than four frequencies are needed, the I²C bus can be used to change any of the four frequency words. When writing frequency words through I²C, the users should not change the currently selected word. Instead, write one of the three unselected words before changing the select byte to select that new word.

Figure 2 shows how the frequency words are arranged and selected.

Figure 2. Frequency Words



Device Type 3

The FS0 and FS1 pins select between four different output frequencies, as shown in Table 1. Frequency margining is a common application for this feature. One frequency is used for the standard operating mode of the device, while the other frequencies are available for margin testing, either during product development or in system manufacturing test.

Table 1. Frequency Select

FS1	FS0	Output Frequency
0	0	Frequency 0
0	1	Frequency 1
1	0	Frequency 2
1	1	Frequency 3

When changing the output frequency, the frequency transition is not guaranteed to be smooth. There can be frequency excursions beyond the start frequency and the new frequency. Glitches and runt pulses are possible, and time must be allowed for the PLL to relock.

Device Type 4

Device Type 4 is a Voltage Controlled Crystal Oscillator. It has a Control voltage pin VIN which is an analog input that is used to adjust the output frequency. The nominal output frequency is defined when VIN = $V_{DD,NOM}/2$. Increasing the voltage on VIN increases the output frequency, while decreasing the voltage on VIN decreases the output frequency. Any voltage between V_{SS} and V_{DD} is allowed on VIN. The voltage or frequency slope is very linear over most of the control voltage range.



Programming Description

The CY2X0147 is a programmable device. Prior to being used in an application, it must be programmed with the output frequency and other variables described in Programming Variables. Two different device types are available, each with its own programming flow. They are described in the following sections.

Field Programmable CY2X0147

Field programmable devices are shipped unprogrammed and must be programmed before being installed on a PCB. Customers use CyClockWizard™ software to specify the device configuration and generate a joint electron devices engineering (JEDEC - extension .jed) programming Programming of samples and prototype quantities is available CyClockWizard using the software along CY3675-CLKMAKER1 CyClockMaker Clock Programmer Kit and CY3675-LCC6B socket adapter. Cypress's value-added distribution partners also provide programming services. Field-programmable devices are designated with an 'F' in the part number. They are intended for quick prototyping and inventory reduction. Jedec for these four Devices can be generated using CyClockWizard 1.0. However while creating Jedec or programming different device types, different MPNs has to be selected in the CyClockWizard 1.0 software. Please see Table below.

You can download the software and programmer kit hardware from www.cypress.com by clicking the hyperlinks in the previous paragraph.

Table 2. MPNs selection on CyClockWizard 1.0 Software

Device Type	MPN selection on CyClockWizard 1.0
Device Type 1	CY2X014
Device Type 2	CY2XF24
Device Type 3	CY2XF34
Device Type 4	Contact Local Cypress FAE

Factory Configured CY2X0147

For ready-to-use devices, the CY2X0147 is available with no field programming required. Pre-configured devices are available for samples or orders, or a request for a custom configuration can be made. All requests are submitted to the local Cypress field application engineer (FAE) or sales representative. After the request is processed, the user receives a new part number, samples, and datasheet with the programmed values. This part number is used for additional sample requests and production orders. The CY2X0147 is one-time programmable (OTP).

Programming Variables

Output Frequency

The CY2X0147 can synthesize a frequency to a resolution of one part per million (ppm), but the actual accuracy of the output frequency is limited by the accuracy of the integrated reference crystal.

The CY2X0147 has an output frequency range of 50 MHz to 690 MHz, but the range is not continuous. The CY2X0147 cannot generate frequencies in the ranges of 521 MHz to 529 MHz and 596 MHz to 617 MHz.

Pin 1: Output Enable (OE) or Power Down (PD#)

Pin 1 is programmed as either OE or PD#. The OE function is used to enable or disable the CLK output quickly, but it does not reduce core power consumption. The PD# function puts the device into a low power state, but the wake-up takes longer because the PLL must reacquire the lock.

Industrial versus Commercial Device Performance

Industrial and commercial devices have different internal crystals. They have a potentially significant impact on performance levels for applications requiring the lowest-possible phase noise. CyClockWlzard software allows the user to select between and view the expected performance of both options.

Absolute Pull Range

This is only Applicable for Device Type 4. The pull range of the VCXO, measured in parts per million (ppm) is programmable. The configuration software allows the user to select one of seven possible absolute pull ranges (APR), ranging up to approximately ±200 ppm. APR is the net pull range of the device, after subtracting frequency variability due to device variation, and temperature, voltage and aging effects.

Table 3. Device Programming Variables

Variable	Device Type
Output frequency	Device Type 1 and 4
Pin 1 function (OE or PD#)	Device Type 1
Temperature range (commercial or industrial)	Device Type 1, 2, 3 and 4
Output frequency 0	Device Type 2 and 3
Output frequency 1	Device Type 2 and 3
Output frequency 2	Device Type 2 and 3
Output frequency 3	Device Type 2 and 3
Absolute Pull Range	Device Type 4
Pin 2 function (OE or PD#)	Device Type 4



Memory Map

Five fields can be written via the I²C bus. Four frequency words define the output frequency. As shown in Table 4, each of these words is a 6-byte field. When writing to a frequency word, all six bytes should be written. They may be written either as individual byte writes, or as a block write. All four words are symmetrical, meaning that a 6-byte value that is valid for one word is also valid for any of the other words, and produces the same frequency.

The fifth field is the select byte, located at byte address 40h. The value written into the two least significant bits determines the active frequency word. The other bits of the byte are reserved and must be written with the values indicated in the table. Users should never write to any address other than the 25 bytes described here.

Table 4. Frequency Words

Frequency Word Byte Addresses (hex)		Word Select (Select Byte 40h)
0	10h to 15h	00
1	16h to 1Bh	01
2	1Ch to 21h	10
3	22h to 27h	11

Table 5. Register 40h: Select Byte

Bits	Default Value (binary)	Name	Description
7:2	000000	Reserved	Reserved. Always write this value.
1:0	User-defined	Word select	Selects the Frequency Word to determine the output frequency. 00 selects Word 0; 01 selects Word 1; 10 selects Word 2; 11 selects Word 3.

Serial Interface Protocol and Timing

The CY2X0147 uses pins SDA and SCLK for an I^2 C bus that operates up to 100 kbits/sec in read or write mode. The

CY2X0147 is always a slave on this bus, meaning that it never initiates a bus transaction. The basic write protocol is as follows:

Start Bit; 7-bit Device Address (DA); R/W Bit; Slave Clock Acknowledge (ACK); 8-bit Memory Address (MA); ACK; 8-bit Data; ACK; 8-bit Data in MA+1 if desired; ACK; 8-bit Data in MA+2; ACK; and so on, until STOP Bit. The basic serial format is illustrated in Figure 4 on page 9.

Device Address

The device I^2C address is a 7-bit value. The default I^2C address, which appears in CyClockWizard is 69H, which can be changed to any other value while generating configuration using CyClockWizard. Note that the Field Programmable (unprogrammed $^{[1]}$) devices has default address as 59H.

Data Valid

Data is valid when the clock is HIGH, and may only be transitioned when the clock is LOW as illustrated in Figure 5 on page 9.

Data Frame

Every new data frame is indicated by a start and stop sequence, as illustrated in Figure 6 on page 9.

START Sequence - Start frame is indicated by SDA going LOW when SCLK is HIGH. Every time a start signal is given, the next 8-bit data must be the device address (seven bits) and a R/W bit, followed by register address (eight bits) and register data (eight bits).

STOP Sequence - Stop frame is indicated by SDA going HIGH when SCLK is HIGH. A stop frame frees the bus for writing to another part on the same bus or writing to another random register address.

Acknowledge Pulse

During write mode, the CY2X0147 responds with an Acknowledge (ACK) pulse after every eight bits. This is accomplished by pulling the SDA line LOW during the N*9th clock cycle as illustrated in Figure 7 on page 10. (N = the number of bytes transmitted). After the data packet is sent during read mode, the master generates the acknowledge.

Note

Document Number: 001-88287 Rev. *C

^{1.} Field programmable devices are shipped unprogrammed and must be programmed before being installed on a PCB. An unprogrammed device will output the crystal frequency of the integrated crystal (25 MHz for commercial and 38.8 MHz for industrial).



Write Operations

Writing Individual Bytes

A valid write operation must have a full 8-bit register address after the device address word from the master, which is followed by an acknowledge bit from the slave (SDA = 0/LOW). The next eight bits must contain the data word intended for storage. After the data word is received, the slave responds with another acknowledge bit (SDA = 0/LOW), and the master must end the write sequence with a STOP condition.

Writing Multiple Bytes

To write more than one byte at a time, the master does not end the write sequence with a stop condition. Instead, the master can send multiple contiguous bytes of data to be stored. After each byte, the slave responds with an acknowledge bit, just like after the first byte, and accepts data until the acknowledge bit is responded to by the STOP condition. When receiving multiple bytes, the CY2X0147 internally increments the register address.

Read Operations

Read operations are initiated the same way as write operations except that the R/W bit of the slave address is set to '1' (HIGH). There are three basic read operations: current address read, random read, and sequential read.

Current Address Read

The CY2X0147 has an onboard address counter that retains 1 more than the address of the last word access. If the last word written or read was word 'n', then a current address read operation would return the value stored in location 'n+1'. When

the CY2X0147 receives the slave address with the R/W bit set to a '1', the CY2X0147 issues an acknowledge and transmits the 8-bit word. The master device does not acknowledge the transfer, but does generate a STOP condition, which causes the CY2X0147 to stop transmission.

Random Read

Through random read operations, the master may access any memory location. To perform this type of read operation, first the word address must be set. This is accomplished by sending the address to the CY2X0147 as part of a write operation. After the word address is sent, the master generates a START condition following the acknowledge. This terminates the write operation before any data is stored in the address, but not before the internal address pointer is set. Next the master reissues the control byte with the R/W byte set to '1'. The CY2X0147 then issues an acknowledge and transmits the 8-bit word. The master device does not acknowledge the transfer, but does generate a STOP condition which causes the CY2X0147 to stop transmission.

Sequential Read

Sequential read operations follow the same process as random reads except that the master issues an acknowledge instead of a STOP condition after transmission of the first 8-bit data word. This action results in an incrementing of the internal address pointer, and subsequently output of the next 8-bit data word. By continuing to issue acknowledges instead of STOP conditions, the master may serially read the entire contents of the slave device memory. When the internal address pointer points to the FFh register, after the next increment, the pointer will point to the 00h register.




Figure 3. Data Transfer Sequence on the Serial Bus




1 Bit Slave Slave Slave Slave Slave Slave Slave ACK SDA Write Slave $R/\overline{W} = 0$ ACK ACK ACK ACK ACK ACK ACK Multiple 7-bit 8-bit 8-bit 8-bit 8-bit 8-bit 8-bit Contiguous Device Address Register Address Register Data Register Data Register Data Register Register Registers Data Data (XXH) (XXH) (FFH) (XXH+1) (XXH+2) (00H)Stop Signal Start Signal 1 Bit 1 Bit 1 Bit 1 Bit Slave SDA Read Slave ACK Master $R/\overline{W} = 1$ ACK NACK Current 7-bit 8-bit Device Register **Address** Address Data Read Start Signal Stop Signal 1 Bit Slave ACK Slave Master Master Master Master Master SDA Read Master $R/\overline{W} = 0$ ACK ACK **ACK** ACK ACK **ACK** NACK Multiple 7-bit 8-bit 7-bit 8-bit 8-bit 8-bit 8-bit Contiguous Device Register Address Device Register Data Register Data Register Data Register Registers Address Address Data (XXH) +R/W=1 (00H) (XXH) (XXH+1) (FFH) Stop Signal Start Signal


Figure 4. Data Frame Architecture


Figure 5. Data Valid and Data Transition Periods

Repeated











Absolute Maximum Conditions

Parameter	Description	Condition	Min	Max	Unit
V_{DD}	Supply voltage		-0.5	4.4	V
V _{IN} ^[2]	Input voltage, DC	Relative to V _{SS}	-0.5	V _{DD} + 0.5	V
T _S	Temperature, storage	Non operating	- 55	135	°C
T _J	Temperature, junction		-40	135	°C
ESD _{HBM}	Electrostatic discharge (ESD) protection human body model (HBM)	JEDEC STD 22-A114-B	2000	_	V
Θ _{JA} ^[3]	Thermal resistance, junction to ambient	0 m/s airflow	6	64	°C/W

Operating Conditions

Parameter	Description	Min	Тур	Max	Unit
V_{DD}	3.3-V supply voltage range	3.0	3.3	3.6	V
	2.5-V supply voltage range	2.375	2.5	2.625	V
T _{PU}	Power-up time for V_{DD} to reach minimum specified voltage (power ramp is monotonic)	0.05	_	500	ms
T _A	Ambient temperature (commercial)	0	-	70	°C
	Ambient temperature (industrial)	-40	_	85	°C

Document Number: 001-88287 Rev. *C

Notes

2. The voltage on any input or I/O pin cannot exceed the power pin during power up.

3. Simulated. The board is derived from the JEDEC multilayer standard. It measures 76 x 114 x 1.6 mm and has 4-layers of copper (2/1/1/2 oz.). The internal layers are 100% copper planes, while the top and bottom layers have 50% metalization. No vias are included in the model.



DC Electrical Characteristics

Parameter	Description	Condition	Min	Тур	Max	Unit
I _{DD} ^[4]	Operating supply current	V_{DD} = 3.6 V, CLK = 150 MHz, OE/PD# = V_{DD} , output terminated	-	_	150	mA
		V_{DD} = 2.625 V, CLK = 150 MHz, OE/PD# = V_{DD} , output terminated	-	-	145	mA
I _{SB}	Standby supply current	PD# = V _{SS}	-	-	200	μΑ
V _{OH}	LVPECL high output voltage	V_{DD} = 3.3 V or 2.5 V, R_{TERM} = 50 Ω to V_{DD} – 2.0 V	V _{DD} – 1.15	_	V _{DD} – 0.75	V
V _{OL}	LVPECL low output voltage	V_{DD} = 3.3 V or 2.5 V, R_{TERM} = 50 Ω to V_{DD} – 2.0 V	V _{DD} – 2.0	_	V _{DD} – 1.625	V
V _{OD1}	LVPECL output voltage swing (V _{OH} – V _{OL})	V_{DD} = 3.3 V or 2.5 V, R_{TERM} = 50 Ω to V_{DD} – 2.0 V	600	-	1000	mV
V _{OD2}	LVPECL output voltage swing (V _{OH} – V _{OL})	V_{DD} = 2.5 V, R _{TERM} = 50 Ω to V_{DD} – 1.5 V	500	_	1000	mV
V _{OCM}	LVPECL output common mode voltage (V _{OH} + V _{OL})/2	V_{DD} = 2.5 V, R _{TERM} = 50 Ω to V_{DD} – 1.5 V	1.2	_	_	V
I _{OZ}	LVPECL output leakage current	PD#/OE = V _{SS}	-35	_	35	μΑ
V _{IH}	Input high voltage		0.7 × V _{DD}	_	_	V
V _{IL}	Input low voltage		-	-	0.3 × V _{DD}	V
I _{IH}	Input high current	Input = V _{DD}	-	-	115	μΑ
I _{IL}	Input low current	Input = V _{SS}	_	-	50	μΑ
C _{IN}	Input capacitance		_	15	-	pF

Note
4. I_{DD} includes ~24 mA of current that is dissipated externally in the output termination resistors.



AC Electrical Characteristics

The following table lists the AC electrical specifications for this device.

Parameter [5]	Description	Condition	Min	Тур	Max	Unit
F _{OUT}	Output frequency [6]		50	_	690	MHz
FSC	Frequency stability, commercial devices [7]	V _{DD} = min to max, T _A = 0 °C to 70 °C	-	_	±35	ppm
FSI	Frequency stability, industrial devices [7]	V_{DD} = min to max, T_A = -40 °C to 85 °C	-	_	±55	ppm
AG	Aging, 10 years		-	-	±15	ppm
T _{DC}	Output duty cycle	F ≤ 450 MHz, measured at zero crossing	45	50	55	%
		F > 450 MHz, measured at zero crossing	40	50	60	%
T_R, T_F	Output rise and fall time	20% and 80% of full output swing	0.2	0.4	1.0	ns
T _{OHZ}	Output disable time	Time from falling edge on OE to stopped outputs (asynchronous)	_	_	100	ns
T _{OE}	Output enable time	Time from rising edge on OE to outputs at a valid frequency (asynchronous)	_	_	100	ns
T _{LOCK}	Startup time	Time for CLK to reach valid frequency measured from the time $V_{DD} = V_{DD}$ (min.) or from PD# rising edge	-	_	10	ms
$T_{Jitter(\phi)}$	RMS phase jitter (random)	F _{OUT} = 106.25 MHz (12 kHz to 20 MHz)	_	1	_	ps
		Pre-defined factory configurations		_	•	ps


Notes

Not 100% tested, guaranteed by design and characterization.
 This parameter is specified in the CyClockWizard software
 Frequency stability is the maximum variation in frequency from F₀. It includes initial accuracy, and variation from temperature and supply voltage.



Typical Output Characteristics

Figure 8. 2.5-V Supply and Termination to V_{DD} –1.5 V, Minimum V_{DD} and Maximum T_{A}







Figure 9. 2.5-V Supply and Termination to V_{DD} –2 V, Minimum V_{DD} and Maximum T_A








Figure 10. 3.3-V Supply and Termination to V_{DD} -2 V, Minimum V_{DD} and Maximum T_{A}







Switching Waveforms

Figure 11. Output DC Parameters




Figure 12. Duty Cycle Timing




Figure 13. Output Rise and Fall Time





Figure 14. Output Enable and Disable Timing



Termination Circuits

Figure 15. LVPECL Termination





Ordering Information


Part Number	Configuration	Package Description	Product Flow	
Pb-free				
CY2X0147FLXCT Field-programmable		6-pin ceramic LCC surface mount device (SMD) - Tape and Reel	Commercial, 0 °C to 70 °C	
CY2X0147FLXIT	Field-programmable	6-pin ceramic LCC SMD - Tape and Reel	Industrial, –40 °C to 85 °C	

Some product offerings are factory-programmed customer-specific devices with customized part numbers. The Possible Configurations table shows the available device types, but not complete part numbers. Contact your local Cypress FAE or sales representative for more information.

Possible Configurations

Part Number [8]	Configuration	Package Description	Product Flow	
CY2X0147LXCxxxT	Factory-configured	6-pin ceramic LCC SMD – Tape and Reel	Commercial, 0 °C to 70 °C	
CY2X0147LXIxxxT	Factory-configured	6-pin ceramic LCC SMD – Tape and Reel	Industrial, –40 °C to 85 °C	

Ordering Code Definitions




Note

^{8. &}quot;xxx" indicates factory programmed parts based on customer specific configuration. For more details, contact your local Cypress FAE or Sales Representative.



Package Diagrams

Figure 16. 6-pin Ceramic LCC (5.0 × 7.0 × 1.80 mm) LZ06B Package Outline, 001-85862



NOTES:

- 1. Dimensions are in mm
- 2. Kyocera Ref. Drawing No. KD-VA1806

001-85862 *A



Acronyms

Acronym	Description	
ESD	Electrostatic Discharge	
FAE	Field Application Engineer	
HBM	Human Body Model	
JEDEC	Joint Electron Devices Engineering Council	
LCC	Leadless Chip Carrier	
LVPECL	Low-Voltage Positive-Referenced Emitter Coupled Logic	
OE	Output Enable	
OTP	One-Time Programmable	
PCB	Printed Circuit Board	
PLL	Phase-Locked Loop	
RMS	Root Mean Square	
SMD	Surface Mount Device	
XO	Crystal Oscillator	

Document Conventions

Units of Measure

Symbol	Unit of Measure		
°C	degree Celsius		
kHz	kilohertz		
MHz	megahertz		
μA	microampere		
mA	milliampere		
mm	millimeter		
ms	millisecond		
mV	millivolt		
ns	nanosecond		
Ω	ohm		
ppm	parts per million		
%	percent		
pF	picofarad		
ps	picosecond		
V	volt		
W	watt		



Document History Page

Document Title: CY2X0147, Low Jitter LVPECL Crystal Oscillator Document Number: 001-88287				
Rev.	ECN	Orig. of Change	Submission Date	Description of Change
**	4047781	CINM	07/02/2013	New data sheet.
*A	4178261	CINM	10/30/2013	Changed status from Preliminary to Final.
*B	4485619	SAMP	08/27/2014	Replaced LVDS with LVPECL in all instances across the document.
*C	4587303	SAMP	12/05/2014	Added related documentation hyperlink in page 1. Updated the last ACK in SDA Read to "NACK", in Figure 4.



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Automotive Clocks & Buffers Interface

Lighting & Power Control

Memory PSoC Touch Sensing USB Controllers Wireless/RF cypress.com/go/automotive cypress.com/go/clocks cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/plc cypress.com/go/memory cypress.com/go/psoc cypress.com/go/touch cypress.com/go/USB cypress.com/go/wireless

PSoC® Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community

Community | Forums | Blogs | Video | Training

Technical Support

cypress.com/go/support

© Cypress Semiconductor Corporation, 2013-2014. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.