
STMLS05



Enhanced five-channel PMOS load switches

Datasheet - production data



Features

- Five-channel PMOS switches
- Input/output voltage range: 1.05 V 5.5 V
- V_{DD} voltage range: 1.8 V 3.6 V
- Maximum output rated current: 100 mA
- Low R_{ON}: 120 mΩ typ. at 1.8 V
- Built-in soft-start feature for each channel programmable by I²C (1, 2, 4, and 8 ms)
- Enable/disable function of each load switch programmed by I²C
- Enable pin for I²C block
- Ultra low quiescent current: 2.4 µA max.
- Output discharge circuitry
- ESD tolerance: 2 kV HBM
- Temperature range: -40 up to 70 °C
- Package: UFQFPN, 3 x3 mm, 16L
- Lead-free and Halogen-free device
- V_{DD} UVLO circuit for enhanced application robustness

Applications

- Smart phones
- Tablets
- Mobile device accessories
- Wearable devices

Description

The STMLS05 device is an array of five load switches, all featuring a soft-start turn-on to protect from high inrush current. The soft-start timing can be programmed by the I²C. Each channel may be turned ON/OFF by the I²C block. The I²C block may be disabled through the EN_I2C pin.

In addition, channel 0 can be programmed ON or OFF by the EN_SW0 pin. The device is available in a UFQFPN package (3x3 mm) and its temperature range is -40 to 70 °C.

Table 1: Device summary

| Order code | l ² C base address | Package marking |
|--------------|----------------------------------|--------------------|
| STMLS05ACQTR | 0x5C | AS5C |

Contents STMLS05

Contents

| 1 | Functio | nal block diagram | 3 |
|---|-----------------------|--|----|
| 2 | | tings | |
| | 2.1 | Pin connections | |
| | 2.2 | Pin description | |
| 3 | Maximu | ım ratings | 5 |
| | 3.1 | Absolute maximum ratings | |
| | 3.2 | Recommended operating conditions | 5 |
| 4 | Electric | al specifications | 6 |
| 5 | I ² C regi | ster map | 9 |
| 6 | _ | operating characteristics | |
| 7 | Applica | tion information | 11 |
| | 7.1 | Power-up sequence and UVLO functionality | |
| | 7.2 | Output discharge circuitry | 11 |
| | 7.3 | EN_I2C (I ² C block enable) functionality | |
| | 7.4 | I ² C register auto-incrementation | 11 |
| 8 | Packag | e information | 12 |
| | 8.1 | UFQFPN, 3x3mm, 16 L package information | 13 |
| 9 | Revisio | n history | 15 |

Functional block diagram 1

VDD15 13 VIN0 OUT0 12 OUT1 VIN1 Switch Switch 11 OUT2 VIN2 outputs inputs VIN3 10 OUT3 3 4 9 OUT4 VIN4 SCL EN_SW0 I²C block controller soft-start I2C Control SDA 14 EN_I2C GND


Figure 1: Functional block diagram

Pin settings STMLS05

2 Pin settings

2.1 Pin connections

Figure 2: UFQFPN, 3x3 mm, 16L package (top view)



2.2 Pin description

Table 2: UFQFPN 3x3 mm, 16L pin description

| Pin number | Name | Function |
|------------|-------------------|---------------------------------------|
| 1 | V _{IN} 1 | |
| 2 | V _{IN} 2 | Power input |
| 3 | V _{IN} 3 | Power input |
| 4 | V _{IN} 4 | |
| 5 | GND | Ground |
| 6 | SCL | I ² C serial clock |
| 7 | SDA | I ² C serial data |
| 8 | EN_SW0 | Enable input - switch 0 |
| 9 | OUT4 | |
| 10 | OUT3 | |
| 11 | OUT2 | Power output |
| 12 | OUT1 | |
| 13 | OUT0 | |
| 14 | EN_I2C | Enable input - I ² C block |
| 15 | V _{DD} | Supply voltage |
| 16 | V _{IN} 0 | Power input |

STMLS05 Maximum ratings

3 Maximum ratings

Stressing the device beyond the rating listed in *Table 3: "Absolute maximum ratings"* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated in *Table 4: "Recommended operating conditions"* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

3.1 Absolute maximum ratings

Table 3: Absolute maximum ratings

| Symbol | Parameter | Value | Unit |
|---------------------|--------------------------------------|-------------------------------|------|
| V _{DD} | Supply voltage range | -0.3 to 6.0 | V |
| VIN, VOUT | I/O voltage | -0.3 to 6.0 | V |
| Іоит | Maximum continuous output current | 500 | mA |
| TJ | Junction operating temperature | 150 | |
| TA | Operating temperature range | -40 to 70 | °C |
| T _{STG} | Storage temperature | -55 to 150 | |
| ESD | ESD protection level (all pins, HBM) | 2 | kV |
| V _{SDA} | I/O voltage | -0.3 to 6.0 | |
| V _{SCL} | I/O voltage | -0.3 to 6.0 | V |
| V _{EN_I2C} | I/O voltage | -0.3 to V _{DD} + 0.3 | V |
| V _{EN_SW0} | I/O voltage | -0.3 to V _{DD} + 0.3 | |

3.2 Recommended operating conditions

Table 4: Recommended operating conditions

| Symbol | Parameter | | Unit | | |
|------------------|---|---------------------|------|---------------------|-------|
| Symbol | Farameter | Min. | Тур. | Max. | Offic |
| V_{DD} | Supply voltage | 1.8 | | 3.6 | |
| VIN | Input voltage range | 1.05 | ļ | 5.5 | V |
| Vouт | Output voltage range | 0 | | Vin | |
| I _{OUT} | Continuous output current | _ | _ | 100 | mA |
| VIL | Input logic low voltage (EN_I2C, EN_SW0, SDA, SCL) | _ | | 0.3 V _{DD} | \/ |
| V _{IH} | Input logic high voltage (EN_I2C, EN_SW0, SDA, SCL) | 0.7 V _{DD} | | V_{DD} | V |

4 Electrical specifications

In the table below, typical values are valid for $T_A = T_J = 25~^{\circ}C$.


Table 5: Electrical characteristics

| | | | Value | | | | |
|-------------------------------|---|---|-------|------|------|-------|--|
| Symbol | Parameter | Test condition | Min. | Тур. | Max. | Unit | |
| 1 | Quiescent current, switches ON, I ² C OFF | I _{OUT} = 0 mA | _ | 1 | 24 | | |
| I _{DD} | Quiescent current, switches ON, I ² C ON | I _{OUT} = 0 mA, no clock on SCL | _ | _ | 2.4 | | |
| I _{DD} (OFF) | OFF-state supply current | V _{OUT} open | _ | 0.04 | 1 | | |
| | | V _{IN} = 1.05 V, V _{OUT} = 0 V, V _{DD} = 1.8 V to 3.6 V | _ | 0.01 | 10 | μA | |
| I | OFF-state switch leakage current | V _{IN} = 1.8 V, V _{OUT} = 0 V, V _{DD} = 1.8 V to 3.6 V | _ | 0.04 | 12 | | |
| IINx(LEAKAGE) | per switch | V _{IN} = 3.3 V, V _{OUT} = 0 V, V _{DD} = 1.8 V to 3.6 V | _ | 0.07 | 20 | | |
| | | V _{IN} = 5.5 V, V _{OUT} = 0 V, V _{DD} = 1.8 V to 3.6 V | _ | 0.2 | 25 | | |
| (1) | OFF-state switch leakage current | V _{IN} = 3.6 V, V _{OUT} floating, V _{DD} = 1.8 V to 3.6 V | _ | 2 | 75 | - ^ | |
| I _{INx(LEAKAGE)} (1) | per switch | V _{IN} = 5.5 V, V _{OUT} floating, V _{DD} = 1.8 V to 3.6 V | _ | 4 | 200 | nA | |
| Vuvlo | V _{DD} UVLO threshold (2) | | 0.9 | 1.35 | 1.6 | V | |
| | | V _{IN} = 1.05 V, I _{OUT} = 100 mA | _ | 150 | 180 | | |
| Ron | ON resistance | V _{IN} = 1.8 V, I _{OUT} = 100 mA | _ | 120 | 140 | mΩ | |
| KON | | $V_{IN} = 3.3 \text{ V}, I_{OUT} = 100 \text{ mA}$ | | 110 | 130 | 11122 | |
| | | V _{IN} = 5.5 V, I _{OUT} = 100 mA | _ | 108 | 125 | | |
| t _{DIS} | Output discharge pulse width | | 1.7 | 4.1 | 8.3 | ms | |
| t _{D_ON} (3) | Delay between discharge switch turn-off and main switch turn-on to prevent cross-conduction | $V_{IN} = V_{DD} = 1.8 \text{ V}, C_L = 47 \mu\text{F},$ | 100 | _ | _ | | |
| tD_OFF (3) | Delay between main switch turn-off and discharge switch turn-on to prevent cross-conduction | R _L disconnected, ST2_x = 0, DEx = 1, DTx = 1 | 220 | _ | _ | ns | |
| Switching cha | aracteristics V _{IN} = 3.6 V, V _{DD} = 1.8 V, | R _L = 100 Ω, C _L = 47 μF | • | • | • | | |
| | Turn-on time: from switch enabled to V _{OUT} above 90 % of V _{IN} | No soft-start | _ | 80 | _ | μs | |
| tou | Turn-on time: from switch enabled to V _{OUT} above 90 % of V _{IN} | Soft-start = 1 ms | 0.5 | 1 | 1.15 | | |
| t _{ON} | Turn-on time: from switch enabled to V _{OUT} above 90 % of V _{IN} | Soft-start = 2 ms | 1.2 | 2 | 2.25 | ms | |
| | Turn-on time: from switch enabled to V _{OUT} above 90 % of V _{IN} | Soft-start = 4 ms | 2.3 | 4 | 4.3 | | |
| | | | | | | | |

| Cumbal | Parameter | Test condition | | Unit | | |
|----------|---|--|------|------|------|------|
| Symbol | Parameter | rest condition | Min. | Тур. | Max. | Unit |
| ton | Turn-on time: from switch enabled to V _{OUT} above 90 % of V _{IN} | Soft-start = 8 ms | 4.35 | 8 | 10 | |
| | | Discharge enabled (DEx = 1) | _ | 1.1 | 1.4 | mo |
| toff (1) | Turn-off time: from switch disabled | Discharge disabled (DEx = 0) | _ | 8.4 | _ | ms |
| | to V _{OUT} below 0.6 V | Discharge enabled (DEx = 1), $C_L = 47 \mu F$, R_L disconnected | _ | 1.3 | 1.7 | |

Notes:

Figure 3: Timing waveform



 $^{^{(1)}}$ Based on characterization data. Not tested in production.


 $^{^{(2)}\}text{Minimum V}_{DD}$ fall time for proper UVLO circuit functionality is 20 $\mu s.$

 $^{{}^{(3)}\}mbox{Guaranteed}$ by design. Not tested in production.

Table 6: I^2C timing - V_{DD} = 1.8 V, T_A = -40 to 70 °C (unless otherwise specified)

| Symbol | Parameter | Conditions | Min. | Тур. | Max. | Unit |
|---------------------|--|------------|-------------------------|------|------|------|
| F _{scl} | SCL clock frequency | | 0 | | 400 | kHz |
| t _{hd,sta} | Hold time (repeated) START condition | | 0.6 | | 1 | |
| t _{low} | LOW period of the SCL clock | | 1.3 | | 1 | |
| t _{high} | HIGH period of the SCL clock | | 0.6 | | 1 | μs |
| t _{su,dat} | Setup time for repeated START condition | | 0.6 | | | |
| t _{hd,dat} | Data hold time | | 0 | | 0.9 | |
| t _{su,dat} | Data setup time | _ | 100 | _ | 1 | |
| tr | Rise time of both SDA and SCL signals | | 20 + 0.1 C _b | | 300 | ns |
| t _f | Fall time of both SDA and SCL signals | | 20 + 0.1 C _b | | 300 | |
| t _{su,sto} | Setup time for STOP condition | | 0.6 | | _ | |
| tbuf | Bus free time between a STOP and START condition | | 1.3 | | _ | μs |
| Сь | Capacitive load for each bus line | | _ | | 400 | pF |

Figure 4: I²C timing diagram



STMLS05 I2C register map

5 I²C register map

I²C base address

The I^2C base address for writing to the device is 0x5C (01011100). For reading from device it is 0x5D (01011101).

Table 7: I²C register map

| Address | Register purpose | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
|---------|------------------|----|----|----|------|------|-------|-------|-------|
| 0x00 | Channel 0 setup | _ | 1 | 1 | DT0 | DE0 | ST2_0 | ST1_0 | ST0_0 |
| 0x01 | Channel 1 setup | _ | _ | _ | DT1 | DE1 | ST2_1 | ST1_1 | ST0_1 |
| 0x02 | Channel 2 setup | _ | 1 | 1 | DT2 | DE2 | ST2_2 | ST1_2 | ST0_2 |
| 0x03 | Channel 3 setup | | 1 | 1 | DT3 | DE3 | ST2_3 | ST1_3 | ST0_3 |
| 0x04 | Channel 4 setup | _ | _ | _ | DT4 | DE4 | ST2_4 | ST1_4 | ST0_4 |
| 0x05 | Channel enable | _ | _ | _ | EN_4 | EN_3 | EN_2 | EN_1 | EN_0 |

Table 8: I²C register bit functions

| Bit | Value | Function | Power-up value | |
|-------------------------------------|-------|---|----------------|--|
| EN x (1) | 0 | Channel x disabled (off) | 0 | |
| EN_X W | 1 | Channel x enabled (on) | | |
| DEx (discharge enable on channel x) | 0 | No discharge after channel x disable | 1 | |
| DEX (discharge enable on charmer x) | 1 | Discharge enabled | | |
| | 0 | Discharge during tols | | |
| DTx (discharge type on channel x) | 1 | Permanent discharge when channel x is disabled | 0 | |
| | 0 | No soft-start time for channel x | | |
| ST2_x | 1 | Soft-start for channel x defined by ST1_x, ST0_x bits | 0 | |
| | 0, 0 | Soft-start 1 ms | | |
| ST1 v ST0 v | 0, 1 | Soft-start 2 ms | 0 | |
| ST1_x, ST0_x | 1, 0 | Soft-start 4 ms | 0 | |
| | 1, 1 | Soft-start 8 ms | | |

Notes:

 $^{^{(1)}}$ The state-of-channel 0 is the OR function between the EN_0 bit and EN_SW0 pin

6 Typical operating characteristics

Figure 5: Output discharge circuitry performance (V $_{DD}$ = 1.8 V, C $_{L}$ = 47 $\mu F,$ R $_{L}$ = 100 $\Omega,$ T $_{A}$ = T $_{J}$ = 25 °C)





Figure 6: Ron vs. Vin (lout = 100 mA)



7 Application information

7.1 Power-up sequence and UVLO functionality

The STMLS05 device is powered from the V_{DD} pin. Thus, for full device functionality a valid V_{DD} must be present.

The V_{DD} UVLO circuit enhances application robustness. If the V_{DD} is below the UVLO threshold, all main switches and discharge circuits are off and all registers are reset to their power-up values even if the V_{IN} is applied.

For proper UVLO functionality, the V_{DD} rise and fall time must be longer than 20 microseconds. In most applications this is ensured automatically otherwise a simple R-C element in the V_{DD} line (see *Figure 7: "R-C element in VDD line"*) ensures proper functionality. This R-C element also provides an excellent V_{DD} decoupling.

7.2 Output discharge circuitry

Internal output discharge circuits are activated at the moment of the main MOSFET turn-off. They are kept active for a period of 1.7 ms min. t_{DIS}, or they are kept active permanently for the whole period when the main switch is turned off, based on the DTx bit.

Output discharge can also be disabled by setting the DEx bit to 0.

It is guaranteed that the main MOSFET and the discharge circuit are never turned on at the same time. The t_{D_ON} delay shown in applies and the discharge circuit is disabled if the main MOSFET is enabled during the t_{DIS} pulse.

7.3 EN_I2C (I²C block enable) functionality

The EN_I2C pin disables I²C communication. During the I²C block disable period (EN_I2C = 0) the last state-of-power switches are kept and I²C commands are ignored. I²C communication is not influenced.

7.4 I²C register auto-incrementation

The STMLS05 device supports automatic incrementation of the I²C register addresses. However, the automatic shift from the highest register address to the lowest address is not supported.




Figure 7: R-C element in V_{DD} line

Package information STMLS05

8 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

STMLS05 Package information

8.1 UFQFPN, 3x3mm, 16 L package information

A В (D/2xE/2) Е aaa C 2x △ aaa C 2x TOP VIEW eee C SIDE VIEW BOTTOM VIEW

Figure 8: UFQFPN, 3x3 mm, 16 L package outline

- Dimensioning and tolerancing conform to ASME Y14.5-2009.
- 1. 2. The location of the terminal no.1 identifier is within the hatched area.
- Coplanarity applies to the terminals and all other bottom surface metalization.

Package information STMLS05

Table 9: UFQFPN, 3x3 mm, 16 L mechanical data

| | Dimensions | | | | | | | | |
|-------------------|-------------|----------|------|-----------|-----------|-------|--|--|--|
| Ref. | Millimeters | | | Inches | | | | | |
| | Min. | Nom. | Max. | Min. | Nom. | Max. | | | |
| А | 0.45 | 0.50 | 0.55 | 0.018 | 0.020 | 0.022 | | | |
| A1 | 0.00 | 0.02 | 0.05 | 0.000 | 0.001 | 0.002 | | | |
| b ⁽¹⁾ | 0.18 | 0.25 | 0.30 | 0.007 | 0.010 | 0.012 | | | |
| D | | 3.00 BSC | | | 0.118 BSC | | | | |
| Е | | 3.00 BSC | | 0.118 BSC | | | | | |
| е | | 0.5 | | 0.020 | | | | | |
| L | 0.30 | 0.40 | 0.50 | 0.012 | 0.016 | 0.020 | | | |
| aaa | | | 0.05 | | | 0.002 | | | |
| bbb | | | 0.10 | | | 0.004 | | | |
| ccc | | | 0.05 | | | 0.002 | | | |
| ddd | | | 0.05 | | | 0.002 | | | |
| eee | | | 0.05 | | | 0.002 | | | |
| N ⁽²⁾ | 16 | | | 0.630 | | | | | |
| ND ⁽³⁾ | 4 | | | 0.157 | | | | | |
| NE ⁽³⁾ | 4 | | | | 0.157 | | | | |

Notes:

⁽¹⁾Dimension b applies to the metallized terminal and is measured between 0.15 mm and 0.30 mm from the terminal tip. If the terminal has the optional radius on the other end of the terminal, dimension b should not be measured in that radius area.

⁽²⁾N is the total number of terminals.

 $^{^{(3)}}$ ND and NE refer to the number of terminals on the D and E side respectively.

STMLS05 Revision history

9 Revision history

Table 10: Document revision history

| Date | Revision | Changes |
|-------------|----------|------------------|
| 13-Dec-2016 | 1 | Initial release |
| 10-Feb-2017 | 2 | Typo corrections |

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics - All rights reserved