



SLVS350H-OCTOBER 2002-REVISED AUGUST 2010

# ULTRALOW-NOISE, HIGH-PSRR, FAST, RF, 500-mA LOW-DROPOUT LINEAR REGULATORS

Check for Samples: TPS795xx

# **FEATURES**

www.ti.com


- 500-mA Low-Dropout Regulator With Enable
- Available in Fixed and Adjustable (1.2-V to 5.5-V) Versions
- High PSRR (50 dB at 10 kHz)
- Ultralow Noise (33 µV<sub>RMS</sub>, TPS79530)
- Fast Start-Up Time (50 μs)
- Stable With a 1-μF Ceramic Capacitor
- Excellent Load/Line Transient Response
- Low Dropout Voltage (110 mV at Full Load, TPS79530)
- 6-Pin SOT223 and 3 × 3 SON Packages

# **APPLICATIONS**

- RF: VCOs, Receivers, ADCs
- Audio
- Bluetooth<sup>®</sup>, Wireless LAN
- Cellular and Cordless Telephones
- Handheld Organizers, PDAs

# DESCRIPTION

The TPS795xx family of low-dropout (LDO), low-power linear voltage regulators features high power-supply rejection ratio (PSRR), ultralow noise, fast start-up, and excellent line and load transient responses in small outline, SOT223-6 and 3 x 3 SON packages. Each device in the family is stable with a small 1-µF ceramic capacitor on the output. The family uses an advanced, proprietary BiCMOS fabrication process to yield extremely low dropout voltages (for example, 110 mV at 500 mA). Each device achieves fast start-up times (approximately 50 μs with a 0.001-μF bypass capacitor) while consuming very low quiescent current (265 µA, typical). Moreover, when the device is placed in standby mode, the supply current is reduced to less than 1 µA. The TPS79530 exhibits approximately 33  $\mu V_{RMS}$  of output voltage noise at 3-V output with a 0.1-µF bypass capacitor. Applications with analog components that are noise-sensitive, such as portable RF electronics, benefit from the high-PSRR and low-noise features, as well as from the fast response time.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Bluetooth is a registered trademark of Bluetooth SIG, Inc.

All other trademarks are the property of their respective owners.



### SLVS350H-OCTOBER 2002-REVISED AUGUST 2010

www.ti.com



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### ORDERING INFORMATION<sup>(1)</sup>

PRODUCT	V <sub>OUT</sub> <sup>(2)</sup>
TPS795 <b>xx <i>yyy</i></b> z	<b>XX</b> is nominal output voltage (for example, 28 = 2.8 V, 285 = 2.85 V, 01 = Adjustable).
	YYY is package designator. Z is package quantity.

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

(2) Output voltages from 1.3 V to 5.0 V in 100 mV increments are available; minimum order quantities may apply. Contact factory for details and availability.

## ABSOLUTE MAXIMUM RATINGS

over operating temperature (unless otherwise noted)<sup>(1)</sup>

	VALUE
V <sub>IN</sub> range	–0.3 V to 6 V
V <sub>EN</sub> range	–0.3 V to V <sub>IN</sub> + 0.3 V
V <sub>OUT</sub> range	6 V
Peak output current	Internally limited
ESD rating, HBM	2 kV
ESD rating, CDM	500 V
Continuous total power dissipation	See the Thermal Information Table
Junction temperature range, T <sub>J</sub>	–40°C to +150°C
Storage temperature range, T <sub>stg</sub>	–65°C to +150°C

(1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied. www.ti.com

### THERMAL INFORMATION

	THERMAL METRIC <sup>(1)(2)</sup>	TPS79	TPS795xx <sup>(3)</sup>				
		DRB (8 PINS)	DCQ (6 PINS)	UNITS			
$\theta_{JA}$	Junction-to-ambient thermal resistance <sup>(4)</sup>	47.8	70.4				
θ <sub>JCtop</sub>	Junction-to-case (top) thermal resistance <sup>(5)</sup>	83	70				
$\theta_{JB}$	Junction-to-board thermal resistance <sup>(6)</sup>	n/a	n/a	00 AM			
ΨJT	Junction-to-top characterization parameter <sup>(7)</sup>	2.1	6.8	°C/W			
ΨJB	Junction-to-board characterization parameter <sup>(8)</sup>	17.8	30.1				
$\theta_{\text{JCbot}}$	Junction-to-case (bottom) thermal resistance <sup>(9)</sup>	12.1	6.3				

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953A.

(2) For thermal estimates of this device based on PCB copper area, see the TI PCB Thermal Calculator.

(3) Thermal data for the RGW and DRC packages are derived by thermal simulations based on JEDEC-standard methodology as specified in the JESD51 series. The following assumptions are used in the simulations:

(a) i. DRB: The exposed pad is connected to the PCB ground layer through a 2x2 thermal via array.

ii. DCQ: The exposed pad is connected to the PCB ground layer through a 3x2 thermal via array.

(b) i. DRB: The top and bottom copper layers are assumed to have a 20% thermal conductivity of copper representing a 20% copper coverage.

ii. DCQ: Each of top and bottom copper layers has a dedicated pattern for 20% copper coverage.

(c) These data were generated with only a single device at the center of a JEDEC high-K (2s2p) board with 3in x 3in copper area. To understand the effects of the copper area on thermal performance, see the *Power Dissipation* and *Estimating Junction Temperature* sections of this data sheet.

(4) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.

(5) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the top of the package. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

(6) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.

(7) The junction-to-top characterization parameter,  $\psi_{JT}$ , estimates the junction temperature of a device in a real system and is extracted from the simulation data to obtain  $\theta_{JA}$  using a procedure described in JESD51-2a (sections 6 and 7).

(8) The junction-to-board characterization parameter,  $\psi_{JB}$ , estimates the junction temperature of a device in a real system and is extracted from the simulation data to obtain  $\theta_{JA}$  using a procedure described in JESD51-2a (sections 6 and 7).

(9) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.



STRUMENTS

EXAS

# **ELECTRICAL CHARACTERISTICS**

Over recommended operating temperature range ( $T_J = -40^{\circ}C$  to +125°C),  $V_{EN} = V_{IN}$ ,  $V_{IN} = V_{OUT(nom)} + 1 V^{(1)}$ ,  $I_{OUT} = 1 \text{ mA}$ ,  $C_{OUT} = 10 \ \mu\text{F}$ ,  $C_{NR} = 0.01 \ \mu\text{F}$ , unless otherwise noted. Typical values are at +25°C.

	PARAMETER		TEST CON	MIN	TYP	MAX	UNIT		
Input voltage, V <sub>IN</sub> <sup>(1)</sup>					2.7		5.5	V	
Internal referen	nce, V <sub>FB</sub> (TPS79501)				1.200	1.225	1.250	V	
Continuous out	tput current, I <sub>OUT</sub>				0		500	mA	
	Output voltage range	TPS79501			1.225		$5.5 - V_{DO}$	V	
Output voltage	Acources	TPS79501 <sup>(2)</sup>	0 μA ≤ $I_{OUT}$ ≤ 500 mA, $V_{OUT}$	0.98(V <sub>OUT</sub> )	V <sub>OUT</sub>	1.02(V <sub>OUT</sub> )	V		
	Accuracy	Fixed $V_{\text{OUT}}$	0 $\mu$ A $\leq$ I <sub>OUT</sub> $\leq$ 500 mA, V <sub>OUT</sub>	$+ 1 V \le V_{IN} \le 5.5 V^{(1)}$	-2.0		+2.0	%	
Output voltage	line regulation ( $\Delta V_{OUT}$ %)	/ΔV <sub>IN</sub> ) <sup>(1)</sup>	$V_{OUT} + 1~V \leq V_{\rm IN} \leq 5.5~V$			0.05	0.12	%/V	
Load regulation	n (ΔV <sub>OUT</sub> %/ΔI <sub>OUT</sub> )		0 μA ≤ I <sub>OUT</sub> ≤ 500 mA,			3		mV	
Dropout voltage	e <sup>(3)</sup>	TPS79530	I <sub>OUT</sub> = 500 mA			110	170		
$V_{IN} = V_{OUT(nom)}$		TPS79533	I <sub>OUT</sub> = 500 mA			105	160	mV	
Output current	limit	*	V <sub>OUT</sub> = 0 V		2.4	2.8	4.2	А	
Ground pin cur	rent		0 μA ≤ I <sub>OUT</sub> ≤ 500 mA		265	385	μΑ		
Shutdown curre	ent <sup>(4)</sup>		$V_{EN} = 0 \text{ V}, 2.7 \text{ V} \le V_{IN} \le 5.5$		0.07	1	μΑ		
FB pin current			V <sub>FB</sub> = 1.225 V			1	μΑ		
		f = 100 Hz, I <sub>OUT</sub> = 10 mA		59					
Device events		TD070500	f = 100 Hz, I <sub>OUT</sub> = 500 mA		58		dB		
Power-supply r	ipple rejection	TPS79530	f = 10 kHz, I <sub>OUT</sub> = 500 mA		50		aв		
			f = 100 kHz, I <sub>OUT</sub> = 500 mA		39				
				C <sub>NR</sub> = 0.001 μF		46			
0			BW = 100 Hz to 100 kHz,	C <sub>NR</sub> = 0.0047 μF		41		N/	
Output noise v	oltage (TPS79530)		I <sub>OUT</sub> = 500 mA	C <sub>NR</sub> = 0.01 μF		35	μV <sub>RN</sub>		
				C <sub>NR</sub> = 0.1 μF	33				
				C <sub>NR</sub> = 0.001 μF		50			
Time, start-up	(TPS79530)		$R_L = 6 \Omega$ , $C_{OUT} = 1 \mu F$	$C_{NR} = 0.0047 \ \mu F$		75		μS	
			C <sub>NR</sub> = 0.01 μF		110				
High-level enable input voltage			$2.7~\textrm{V} \leq \textrm{V}_{\textrm{IN}} \leq 5.5~\textrm{V}$		1.7		V <sub>IN</sub>	V	
Low-level enable input voltage			$2.7~\textrm{V} \leq \textrm{V}_\textrm{IN} \leq 5.5~\textrm{V}$			0.7	V		
EN pin current			V <sub>EN</sub> = 0 V	1		1	μA		
UVLO threshold			V <sub>CC</sub> rising	2.25		2.65	V		
UVLO hysteres	sis					100		mV	


(1) Minimum  $V_{IN}$  is 2.7 V or  $V_{OUT}$  +  $V_{DO}$ , whichever is greater. (2) Tolerance of external resistors not included in this specification.

(3)


Dropout is not measured for the TPS79501 and TPS79525 since minimum  $V_{IN} = 2.7 \text{ V}$ . For adjustable version, this applies only after  $V_{IN}$  is applied; then  $V_{EN}$  transitions high to low. (4)



www.ti.com




#### FUNCTIONAL BLOCK DIAGRAM—FIXED VERSION





NAME	SOT223 (DCQ) PIN NO.	3x3 SON (DRB) PIN NO.	DESCRIPTION
IN	2	1, 2	Unregulated input to the device
GND	3, 6	6	Regulator ground
EN	1	8	Driving the enable pin (EN) high turns on the regulator. Driving this pin low puts the regulator into shutdown mode. EN can be connected to IN if not used.
NR	5	5	Noise-reduction pin for fixed versions only. Connecting an external capacitor to this pin bypasses noise generated by the internal bandgap, which improves power-supply rejection and reduces output noise. (Not available on adjustable versions.)
FB	5	5	Feedback input voltage for the adjustable device. (Not available on fixed voltage versions.)
OUT	4	3, 4	Regulator output.
NC	-	7	Not connected



Texas


INSTRUMENTS



SLVS350H-OCTOBER 2002-REVISED AUGUST 2010

#### www.ti.com

### **TYPICAL CHARACTERISTICS (continued)**



200

150

50


0

2.5

V<sub>DO</sub> (mV) 100 www.ti.com

SLVS350H-OCTOBER 2002-REVISED AUGUST 2010

# **TYPICAL CHARACTERISTICS (continued)**





**TPS79501** 

DROPOUT VOLTAGE

vs

**INPUT VOLTAGE** 

C<sub>OUT</sub> = 10 μF,

C<sub>NR</sub> = 0.01 μF,

 $I_{OUT} = 50 \text{ mA}$ 

 $T_J = 25^{\circ}C$ 

4

V<sub>IN</sub> (V)

Figure 19.

-40°C

3.5


T<sub>J</sub> =

3

. T<sub>J</sub> = 125°C

4.5

5



**TPS79530** 

(ESR)

vs

**OUTPUT CURRENT** 

Region of

Instability

100

10

0.1

0.01

0


ESR (Ω)

 $C_{OUT} = 1 \ \mu F$ 

Region of Stability

200


100



**TPS79530** 

Figure 18.

**TPS79530 TYPICAL REGIONS OF STABILITY TYPICAL REGIONS OF STABILITY** EQUIVALENT SERIES RESISTANCE EQUIVALENT SERIES RESISTANCE (ESR) vs **OUTPUT CURRENT** 100



**TPS79530** TYPICAL REGIONS OF STABILITY EQUIVALENT SERIES RESISTANCE (ESR)


I<sub>OUT</sub> (mA)

Figure 20.

300

400

500





www.ti.com

SLVS350H-OCTOBER 2002-REVISED AUGUST 2010

### **APPLICATION INFORMATION**

The TPS795xx family of low-dropout (LDO) regulators has been optimized for use in noise-sensitive equipment. The device features extremely low dropout voltages, high PSRR, ultralow output noise, low quiescent current (265  $\mu$ A typical), and an enable input to reduce supply currents to less than 1  $\mu$ A when the regulator is turned off.

A typical application circuit is shown in Figure 23.




Figure 23. Typical Application Circuit

## **EXTERNAL CAPACITOR REQUIREMENTS**

Although not required, it is good analog design practice to place a  $0.1\mu$ F to  $2.2\mu$ F capacitor near the input of the regulator to counteract reactive input sources. A higher-value input capacitor may be necessary if large, fast-rise-time load transients are anticipated and the device is located several inches from the power source.

Like most low-dropout regulators, the TPS795xx requires an output capacitor connected between OUT and GND to stabilize the internal control loop. The minimum recommended capacitor is 1  $\mu$ F. Any 1  $\mu$ F or larger ceramic capacitor is suitable.

The internal voltage reference is a key source of noise in an LDO regulator. The TPS795xx has an NR pin which is connected to the voltage reference through a 250-k $\Omega$  internal resistor. The 250-k $\Omega$  internal resistor, in conjunction with an external bypass capacitor connected to the NR pin, creates a low-pass filter to reduce the voltage reference noise and, therefore, the noise at the regulator output. In

order for the regulator to operate properly, the current flow out of the NR pin must be at a minimum, because any leakage current creates an IR drop across the internal resistor, thus creating an output error. Therefore, the bypass capacitor must have minimal leakage current. The bypass capacitor should be no more than  $0.1-\mu$ F in order to ensure that it is fully charged during the quickstart time provided by the internal switch shown in the Functional Block Diagram.

For example, the TPS79530 exhibits only 33  $\mu V_{RMS}$  of output voltage noise using a 0.1- $\mu$ F ceramic bypass capacitor and a 10- $\mu$ F ceramic output capacitor. Note that the output starts up slower as the bypass capacitance increases because of the RC time constant at the bypass pin that is created by the internal 250-k $\Omega$  resistor and external capacitor.

#### BOARD LAYOUT RECOMMENDATION TO IMPROVE PSRR AND NOISE PERFORMANCE

To improve ac measurements such as PSRR, output noise, and transient response, it is recommended that the board be designed with separate ground planes for  $V_{IN}$  and  $V_{OUT}$ , with each ground plane connected only at the ground pin of the device. In addition, the ground connection for the bypass capacitor should connect directly to the ground pin of the device.

## **REGULATOR MOUNTING**

The tab of the SOT223-6 package is electrically connected to ground. For best thermal performance, the tab of the surface-mount version should be soldered directly to a circuit-board copper area. Increasing the copper area improves heat dissipation.

Solder pad footprint recommendations for the devices are presented in application report SBFA015, Solder Pad Recommendations for Surface-Mount Devices, available from the TI web site (www.ti.com).

TEXAS INSTRUMENTS

www.ti.com

SLVS350H-OCTOBER 2002-REVISED AUGUST 2010

#### PROGRAMMING THE TPS79501 ADJUSTABLE LDO REGULATOR

The output voltage of the TPS79501 adjustable regulator is programmed using an external resistor divider as shown in Figure 24. The output voltage is calculated using Equation 1:

$$V_{OUT} = V_{REF} \times \left(1 + \frac{R_1}{R_2}\right)$$
(1)

where:

V<sub>REF</sub> = 1.2246 V typ (the internal reference voltage)

Resistors  $R_1$  and  $R_2$  should be chosen for approximately 40- $\mu$ A divider current. Lower value resistors can be used for improved noise performance, but the device wastes more power. Higher values should be avoided, as leakage current at FB increases the output voltage error.

The recommended design procedure is to choose  $R_2 = 30.1 \text{ k}\Omega$  to set the divider current at 40  $\mu$ A,  $C_1 = 15 \text{ pF}$  for stability, and then calculate  $R_1$  using Equation 2:

$$R_{1} = \left(\frac{V_{OUT}}{V_{REF}} - 1\right) \times R_{2}$$
(2)

In order to improve the stability of the adjustable version, it is suggested that a small compensation capacitor be placed between OUT and FB.

The approximate value of this capacitor can be calculated as Equation 3:


$$C_{1} = \frac{(3 \times 10^{-7}) \times (R_{1} + R_{2})}{(R_{1} \times R_{2})}$$
(3)


The suggested value of this capacitor for several resistor ratios is shown in the table within Figure 24. If this capacitor is not used (such as in a unity-gain configuration), then the minimum recommended output capacitor is 2.2  $\mu$ F instead of 1  $\mu$ F.

#### **REGULATOR PROTECTION**

The TPS795xx PMOS-pass transistor has a built-in back diode that conducts reverse current when the input voltage drops below the output voltage (for example, during power down). Current is conducted from the output to the input and is not internally limited. If extended reverse voltage operation is anticipated, external limiting might be appropriate.

The TPS795xx features internal current limiting and thermal protection. During normal operation, the TPS795xx limits output current to approximately 2.8 A. When current limiting engages, the output voltage scales back linearly until the overcurrent condition ends. While current limiting is designed to prevent gross device failure, care should be taken not to exceed the power dissipation ratings of the package. the temperature of the device exceeds lf approximately +165°C, thermal protection circuitry shuts it down. Once the device has cooled down to below approximately +140°C, regulator operation resumes.







www.ti.com

TPS795xx

### THERMAL INFORMATION

#### **Power Dissipation**

Knowing the device power dissipation and proper sizing of the thermal plane that is connected to the tab or pad is critical to avoiding thermal shutdown and ensuring reliable operation.

Power dissipation of the device depends on input voltage and load conditions and can be calculated using Equation 4:


$$P_{D} = (V_{IN} - V_{OUT}) \times I_{OUT}$$
(4)

Power dissipation can be minimized and greater efficiency can be achieved by using the lowest possible input voltage necessary to achieve the required output voltage regulation.

On the SON (DRB) package, the primary conduction path for heat is through the exposed pad to the printed circuit board (PCB). The pad can be connected to ground or be left floating; however, it should be attached to an appropriate amount of copper PCB area to ensure the device does not overheat. On the SOT-223 (DCQ) package, the primary conduction path for heat is through the tab to the PCB. The tab should be connected to ground. The maximum junction-to-ambient thermal resistance depends on the maximum ambient temperature, maximum device junction temperature, and power dissipation of the device and can be calculated using Equation 5:

$$R_{\theta JA} = \frac{(+125^{\circ}C - T_{A})}{P_{D}}$$
(5)

Knowing the maximum  $R_{\theta JA}$ , the minimum amount of PCB copper area needed for appropriate heatsinking can be estimated using Figure 25.






Figure 25.  $\theta_{JA}$  vs Board Size

Figure 25 shows the variation of  $\theta_{JA}$  as a function of ground plane copper area in the board. It is intended only as a guideline to demonstrate the effect of heat spreading in the ground plane and should not be used to estimate the thermal performance in real application environments.

**NOTE:** When the device is mounted on an application PCB, it is strongly recommended to use  $\Psi_{JT}$  and  $\Psi_{JB}$ , as explained in the *Estimating Junction Temperature* section.

#### **ESTIMATING JUNCTION TEMPERATURE**

Using the thermal metrics  $\Psi_{JT}$  and  $\Psi_{JB}$ , as shown in the Thermal Information table, the junction temperature can be estimated with corresponding formulas (given in Equation 6). For backwards compatibility, an older  $\theta_{JC}$ , *Top* parameter is also listed.

$$\Psi_{JT}: T_{J} = T_{T} + \Psi_{JT} \bullet P_{D}$$
  
$$\Psi_{JB}: T_{J} = T_{B} + \Psi_{JB} \bullet P_{D}$$
 (6)

Where  $P_D$  is the power dissipation shown by Equation 5,  $T_T$  is the temperature at the center-top of the IC package, and  $T_B$  is the PCB temperature measured 1 mm away from the IC package *on the PCB surface* (as Figure 27 shows).

**NOTE:** Both  $T_T$  and  $T_B$  can be measured on actual application boards using a thermo-gun (an infrared thermometer).

For more information about measuring  $T_T$  and  $T_B$ , see the application note SBVA025, Using New Thermal Metrics, available for download at www.ti.com.

By looking at Figure 26, the new thermal metrics ( $\Psi_{JT}$  and  $\Psi_{JB}$ ) have little dependency on board size. That is, using  $\Psi_{JT}$  or  $\Psi_{JB}$  with Equation 6 is a good way to estimate  $T_J$  by simply measuring  $T_T$  or  $T_B$ , regardless of the application board size.




Figure 26.  $\Psi_{JT}$  and  $\Psi_{JB}$  vs Board Size



#### SLVS350H-OCTOBER 2002-REVISED AUGUST 2010

For a more detailed discussion of why TI does not recommend using  $\theta_{JC(top)}$  to determine thermal characteristics, see the application report SBVA025, *Using New Thermal Metrics*, available for download at www.ti.com.

For further information, see the application report SPRA953, *IC Package Thermal Metrics*, also available on the TI website.




Figure 27. Measuring Point for  $T_T$  and  $T_B$ 

### **REVISION HISTORY**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

C	hanges from Revision G (July, 2006) to Revision H	Page
•	Replaced the Dissipation Ratings table with the Thermal Information Table	3
•	Updated the Thermal Information section	11



21-Mar-2013

# PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp (3)	Op Temp (°C)	Top-Side Markings	Samples
TPS79501DCQ	ACTIVE	SOT-223	DCQ	6	78	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR		PS79501	Samples
TPS79501DCQG4	ACTIVE	SOT-223	DCQ	6	78	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR		PS79501	Samples
TPS79501DCQR	ACTIVE	SOT-223	DCQ	6	2500	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR		PS79501	Samples
TPS79501DCQRG4	ACTIVE	SOT-223	DCQ	6		TBD	Call TI	Call TI			Samples
TPS79501DRBR	ACTIVE	SON	DRB	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR		BUH	Samples
TPS79501DRBRG4	ACTIVE	SON	DRB	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR		BUH	Samples
TPS79501DRBT	ACTIVE	SON	DRB	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR		BUH	Samples
TPS79501DRBTG4	ACTIVE	SON	DRB	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR		BUH	Samples
TPS79516DCQ	ACTIVE	SOT-223	DCQ	6	78	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR		PS79516	Samples
TPS79516DCQG4	ACTIVE	SOT-223	DCQ	6	78	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR		PS79516	Samples
TPS79516DCQR	ACTIVE	SOT-223	DCQ	6	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR		PS79516	Samples
TPS79516DCQRG4	ACTIVE	SOT-223	DCQ	6	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR		PS79516	Samples
TPS79518DCQ	ACTIVE	SOT-223	DCQ	6	78	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR		PS79518	Samples
TPS79518DCQG4	ACTIVE	SOT-223	DCQ	6	78	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR		PS79518	Samples
TPS79518DCQR	ACTIVE	SOT-223	DCQ	6	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PS79518	Sample
TPS79518DCQRG4	ACTIVE	SOT-223	DCQ	6	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PS79518	Sample
TPS79525DCQ	ACTIVE	SOT-223	DCQ	6	78	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PS79525	Samples



21-Mar-2013

Orderable Device	Status	Package Type	-		Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing			(2)		(3)		(4)	
TPS79525DCQG4	ACTIVE	SOT-223	DCQ	6	78	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PS79525	Samples
TPS79525DCQR	ACTIVE	SOT-223	DCQ	6	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PS79525	Samples
TPS79525DCQRG4	ACTIVE	SOT-223	DCQ	6	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PS79525	Samples
TPS79530DCQ	ACTIVE	SOT-223	DCQ	6	78	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR		PS79530	Samples
TPS79530DCQG4	ACTIVE	SOT-223	DCQ	6	78	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR		PS79530	Samples
TPS79530DCQR	ACTIVE	SOT-223	DCQ	6	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR		PS79530	Samples
TPS79530DCQRG4	ACTIVE	SOT-223	DCQ	6	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR		PS79530	Samples
TPS79533DCQ	ACTIVE	SOT-223	DCQ	6	78	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR		PS79533	Samples
TPS79533DCQG4	ACTIVE	SOT-223	DCQ	6	78	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR		PS79533	Samples
TPS79533DCQR	ACTIVE	SOT-223	DCQ	6	2500	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR		PS79533	Samples
TPS79533DCQRG4	ACTIVE	SOT-223	DCQ	6	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR		PS79533	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.



# PACKAGE OPTION ADDENDUM

21-Mar-2013

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> Only one of markings shown within the brackets will appear on the physical device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF TPS79501 :

Automotive: TPS79501-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

## TAPE AND REEL INFORMATION





# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS79501DCQR	SOT-223	DCQ	6	2500	330.0	12.4	6.8	7.3	1.88	8.0	12.0	Q3
TPS79501DRBR	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS79501DRBT	SON	DRB	8	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS79516DCQR	SOT-223	DCQ	6	2500	330.0	12.4	6.8	7.3	1.88	8.0	12.0	Q3
TPS79518DCQR	SOT-223	DCQ	6	2500	330.0	12.4	6.8	7.3	1.88	8.0	12.0	Q3
TPS79525DCQR	SOT-223	DCQ	6	2500	330.0	12.4	6.8	7.3	1.88	8.0	12.0	Q3
TPS79530DCQR	SOT-223	DCQ	6	2500	330.0	12.4	6.8	7.3	1.88	8.0	12.0	Q3
TPS79533DCQRG4	SOT-223	DCQ	6	2500	330.0	12.4	7.05	7.45	1.88	8.0	12.0	Q3

Texas Instruments

www.ti.com

# PACKAGE MATERIALS INFORMATION

14-Mar-2013



*All dimensions are nominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS79501DCQR	SOT-223	DCQ	6	2500	358.0	335.0	35.0
TPS79501DRBR	SON	DRB	8	3000	367.0	367.0	35.0
TPS79501DRBT	SON	DRB	8	250	210.0	185.0	35.0
TPS79516DCQR	SOT-223	DCQ	6	2500	358.0	335.0	35.0
TPS79518DCQR	SOT-223	DCQ	6	2500	358.0	335.0	35.0
TPS79525DCQR	SOT-223	DCQ	6	2500	358.0	335.0	35.0
TPS79530DCQR	SOT-223	DCQ	6	2500	358.0	335.0	35.0
TPS79533DCQRG4	SOT-223	DCQ	6	2500	358.0	335.0	35.0

DCQ (R-PDSO-G6)

PLASTIC SMALL-OUTLINE



- Β. This drawing is subject to change without notice. Controlling dimension in inches.
- C.
- Body length and width dimensions are determined at the outermost extremes of the plastic body exclusive of mold flash, tie bar burrs, gate burrs, and interlead flash, but including any mismatch between the top and the bottom of the plastic body.
- 🖄 Lead width dimension does not include dambar protrusion.
- plated leads.
- Interlead flash allow 0.008 inch max. G.
- H. Gate burr/protrusion max. 0.006 inch.
- Ι. Datums A and B are to be determined at Datum H.






NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-SM-782 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.
- F. Please refer to the product data sheet for specific via and thermal dissipation requirements.





NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Small Outline No-Lead (SON) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.



# THERMAL PAD MECHANICAL DATA

# DRB (S-PVSON-N8)


# PLASTIC SMALL OUTLINE NO-LEAD

### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).


For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: All linear dimensions are in millimeters





- This drawing is subject to change without notice. Β.
  - Publication IPC-7351 is recommended for alternate designs. C.

  - D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>.
  - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
  - F. Customers should contact their board fabrication site for solder mask tolerances.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated