

This product family has been retired and is not recommended for designs. For new and current designs, S25FL064L supersedes S25FL064P. These are the factory-recommended migration paths. Please refer to the S25FL-L Family data sheets for specifications and ordering information.

Distinctive Characteristics

Architectural Advantages

- Single power supply operation
 - Full voltage range: 2.7 to 3.6V read and write operations
- Memory architecture
 - Uniform 64-kB sectors
 - Top or bottom parameter block (Two 64-kB sectors (top or bottom) broken down into sixteen 4-kB sub-sectors each)
 - 256-byte page size
 - Backward compatible with the S25FL064A device
- Program
 - Page Program (up to 256 bytes) in 1.5 ms (typical)
 - Program operations are on a page by page basis
 - Accelerated programming mode via 9V W#/ACC pin
 - Quad Page Programming
- Erase
 - Bulk erase function
 - Sector erase (SE) command (D8h) for 64-kB sectors
 - Sub-sector erase (P4E) command (20h) for 4-kB sectors
 - Sub-sector erase (P8E) command (40h) for 8-kB sectors
- Cycling endurance
 - 100,000 cycles per sector typical
- Data retention
 - 20 years typical
- Device ID
 - JEDEC standard two-byte electronic signature
 - RES command one-byte electronic signature for backward compatibility
- One time programmable (OTP) area for permanent, secure identification; can be programmed and locked at the factory or by the customer

- CFI (Common Flash Interface) compliant: allows host system to identify and accommodate multiple flash devices
- Process technology
 - Manufactured on 90-nm MirrorBit® process technology
- Package option
 - Industry Standard Pinouts
 - 16-pin SO package (300 mils)
 - 8-contact WSON package (6 × 8 mm)
 - 24-ball BGA package (6 × 8 mm), 5 × 5 pin configuration
 - 24-ball BGA package (6 × 8 mm), 6 × 4 pin configuration

Performance Characteristics

- Speed
 - Normal READ (Serial): 40 MHz clock rate
 - FAST_READ (Serial): 104 MHz clock rate (maximum)
 - DUAL I/O FAST_READ: 80 MHz clock rate or 20 MB/s effective data rate
 - QUAD I/O FAST_READ: 80 MHz clock rate or 40 MB/s effective data rate
- Power saving standby mode
 - Standby Mode 80 μA (typical)
 - Deep Power-Down Mode 3 μA (typical)

Memory Protection Features

- Memory protection
 - W#/ACC pin works in conjunction with Status Register Bits to protect specified memory areas
 - Status Register Block Protection bits (BP2, BP1, BP0) in status register configure parts of memory as read-only

Software Features

- SPI Bus Compatible Serial Interface

General Description

The S25FL064P is a 3.0 Volt (2.7V to 3.6V), single-power-supply flash memory device. The device consists of 128 uniform 64 kB sectors with the two (Top or Bottom) 64 kB sectors further split up into thirty-two 4 kB sub sectors. The S25FL064P device is fully backward compatible with the S25FL064A device.

The device accepts data written to SI (Serial Input) and outputs data on SO (Serial Output). The devices are designed to be programmed in-system with the standard system 3.0-volt V_{CC} supply.

The S25FL064P device adds the following high-performance features using 5 new instructions:

- Dual Output Read using both SI and SO pins as output pins at a clock rate of up to 80 MHz
- Quad Output Read using SI, SO, W#/ACC and HOLD# pins as output pins at a clock rate of up to 80 MHz
- Dual I/O High Performance Read using both SI and SO pins as input and output pins at a clock rate of up to 80 MHz
- Quad I/O High Performance Read using SI, SO, W#/ACC and HOLD# pins as input and output pins at a clock rate of up to 80 MHz
- Quad Page Programming using SI, SO, W#/ACC and HOLD# pins as input pins to program data at a clock rate of up to 80 MHz

The memory can be programmed 1 to 256 bytes at a time, using the Page Program command. The device supports Sector Erase and Bulk Erase commands.

Each device requires only a 3.0-volt power supply (2.7V to 3.6V) for both read and write functions. Internally generated and regulated voltages are provided for the program operations. This device requires a high voltage supply to the W#/ACC pin to enable the Accelerated Programming mode.


The S25FL064P device also offers a One-Time Programmable area (OTP) of up to 128-bits (16 bytes) for permanent secure identification and an additional 490 bytes of OTP space for other use. This OTP area can be programmed or read using the OTPP or OTPR instructions.

Contents

Distinctive Characteristics	1	11. Power-up and Power-down	48
General Description	2	12. Initial Delivery State	49
1. Block Diagram	4	13. Program Acceleration via W#/ACC Pin	49
2. Connection Diagrams	5	14. Electrical Specifications	50
3. Input/Output Descriptions	7	14.1 Absolute Maximum Ratings	50
4. Logic Symbol	7	15. Operating Ranges	50
5. Ordering Information	8	16. DC Characteristics	51
5.1 Valid Combinations	9	17. Test Conditions	52
6. SPI Modes	10	18. AC Characteristics	53
7. Device Operations	11	18.1 Capacitance	54
7.1 Byte or Page Programming	11	19. Data Integrity	56
7.2 Quad Page Programming	11	19.1 Erase Endurance	56
7.3 Dual and Quad I/O Mode	11	19.2 Data Retention	56
7.4 Sector Erase / Bulk Erase	11	20. Physical Dimensions	57
7.5 Monitoring Write Operations Using the Status Register	11	20.1 SO3 016 — 16-pin Wide Plastic Small Outline Package (300-mil Body Width) 57	
7.6 Active Power and Standby Power Modes	11	20.2 WNF 008 — WSON 8-contact (6 x 8 mm) No-Lead Pack- age 58	
7.7 Status Register	12	20.3 FAB024 — 24-ball Ball Grid Array (6 x 8 mm) package 59	
7.8 Configuration Register	12	20.4 FAC024 — 24-ball Ball Grid Array (6 x 8 mm) package 60	
7.9 Data Protection Modes	13	21. Revision History	61
7.10 Hold Mode (HOLD#)	14	Document History	61
7.11 Accelerated Programming Operation	15	Sales, Solutions, and Legal Information	63
8. Sector Address Table	15	Worldwide Sales and Design Support	63
9. Command Definitions	18	Products	63
9.1 Read Data Bytes (READ)	19	PSoC® Solutions	63
9.2 Read Data Bytes at Higher Speed (FAST_READ)	20	Cypress Developer Community	63
9.3 Dual Output Read Mode (DOR)	21	Technical Support	63
9.4 Quad Output Read Mode (QOR)	22		
9.5 DUAL I/O High Performance Read Mode (DIOR)	23		
9.6 Quad I/O High Performance Read Mode (QIOR)	24		
9.7 Read Identification (RDID)	26		
9.8 Read-ID (READ_ID)	30		
9.9 Write Enable (WREN)	31		
9.10 Write Disable (WRDI)	31		
9.11 Read Status Register (RDSR)	32		
9.12 Read Configuration Register (RCR)	33		
9.13 Write Registers (WRR)	34		
9.14 Page Program (PP)	36		
9.15 QUAD Page Program (QPP)	37		
9.16 Parameter Sector Erase (P4E, P8E)	38		
9.17 Sector Erase (SE)	39		
9.18 Bulk Erase (BE)	40		
9.19 Deep Power-Down (DP)	41		
9.20 Release from Deep Power-Down (RES)	42		
9.21 Clear Status Register (CLSR)	43		
9.22 OTP Program (OTPP)	44		
9.23 Read OTP Data Bytes (OTPR)	44		
10. OTP Regions	45		
10.1 Programming OTP Address Space	45		
10.2 Reading OTP Data	45		
10.3 Locking OTP Regions	45		

Not Recommended for New Designs


1. Block Diagram



Not Recommended for New Designs

2. Connection Diagrams


Figure 2.1 16-pin Plastic Small Outline Package (SO)



Note

DNC = Do Not Connect (Reserved for future use)


Figure 2.2 8-contact WSON Package (6 x 8 mm)



Note


There is an exposed central pad on the underside of the WSON package. This should not be connected to any voltage or signal line on the PCB. Connecting the central pad to GND (V_{SS}) is possible, provided PCB routing ensures 0 mV difference between voltage at the WSON GND (V_{SS}) lead and the central exposed pad.

Figure 2.3 6 x 8 mm 24-ball BGA Package, 5 x 5 Pin Configuration



Not Recommended for New Designs

Figure 2.4 6x8 mm 24-ball BGA Package, 6x4 Pin Configuration




Not Recommended for New Designs

3. Input/Output Descriptions

Signal	I/O	Description
SO/IO1	I/O	Serial Data Output: Transfers data serially out of the device on the falling edge of SCK. Functions as an input pin in Dual and Quad I/O, and Quad Page Program modes.
SI/IO0	I/O	Serial Data Input: Transfers data serially into the device. Device latches commands, addresses, and program data on SI on the rising edge of SCK. Functions as an output pin in Dual and Quad I/O mode.
SCK	Input	Serial Clock: Provides serial interface timing. Latches commands, addresses, and data on SI on rising edge of SCK. Triggers output on SO after the falling edge of SCK.
CS#	Input	Chip Select: Places device in active power mode when driven low. Deselects device and places SO at high impedance when high. After power-up, device requires a falling edge on CS# before any command is written. Device is in standby mode when a program, erase, or Write Status Register operation is not in progress.
HOLD#/IO3	I/O	Hold: Pauses any serial communication with the device without deselecting it. When driven low, SO is at high impedance, and all input at SI and SCK are ignored. Requires that CS# also be driven low. Functions as an output pin in Quad I/O mode.
W#/ACC/IO2	I/O	Write Protect: Protects the memory area specified by Status Register bits BP2:BP0. When driven low, prevents any program or erase command from altering the data in the protected memory area. Functions as an output pin in Quad I/O mode.
V _{CC}	Input	Supply Voltage
GND	Input	Ground


4. Logic Symbol



Not Recommended for New Designs

5. Ordering Information

The ordering part number is formed by a valid combination of the following:



Not Recommended for New Designs

5.1 Valid Combinations

Valid Combinations — Standard

Table 5.1 lists the standard valid combinations configurations planned to be supported in volume for this device.

Table 5.1 S25FL064P Valid Combinations — Standard

S25FL064P Valid Combinations					Package Marking
Base Ordering Part Number	Speed Option	Package & Temperature	Model Number	Packing Type	
S25FL064P	0X	MFI, NFI	00	0, 1, 3	FL064P + (Temp) + F
		MFV, NFV			
		BHI, BHV	02, 03	0, 3	

Valid Combinations — Automotive Grade / AEC-Q100

Table 5.2 lists configurations that are Automotive Grade / AEC-Q100 qualified and are planned to be available in volume. The table will be updated as new combinations are released. Consult your local sales representative to confirm availability of specific combinations and to check on newly released combinations.

Production Part Approval Process (PPAP) support is only provided for AEC-Q100 grade products.

Products to be used in end-use applications that require ISO/TS-16949 compliance must be AEC-Q100 grade products in combination with PPAP. Non-AEC-Q100 grade products are not manufactured or documented in full compliance with ISO/TS-16949 requirements.

AEC-Q100 grade products are also offered without PPAP support for end-use applications that do not require ISO/TS-16949 compliance.

Table 5.2 S25FL064P Valid Combinations — Automotive Grade / AEC-Q100

S25FL064P Valid Combinations					Package Marking
Base Ordering Part Number	Speed Option	Package & Temperature	Model Number	Packing Type	
S25FL064P	0X	MFA, NFA	00	0, 1, 3	FL064P + (Temp) + F
		MFB, NFB			
		BHA, BHB	02, 03	0, 3	

Not Recommended for New Designs

6. SPI Modes

A microcontroller can use either of its two SPI modes to control SPI flash memory devices:


- CPOL = 0, CPHA = 0 (Mode 0)
- CPOL = 1, CPHA = 1 (Mode 3)

Input data is latched in on the rising edge of SCK, and output data is available from the falling edge of SCK for both modes.

When the bus master is in standby mode, SCK is as shown in Figure 6.2 for each of the two modes:

- SCK remains at 0 for (CPOL = 0, CPHA = 0 Mode 0)
- SCK remains at 1 for (CPOL = 1, CPHA = 1 Mode 3)


Figure 6.1 Bus Master and Memory Devices on the SPI Bus



Note

The Write Protect/Accelerated Programming (W#/ACC) and Hold (HOLD#) signals should be driven high (logic level 1) or low (logic level 0) as appropriate.

Figure 6.2 SPI Modes Supported



Not Recommended for New Designs

7. Device Operations

All Cypress SPI devices accept and output data in bytes (8 bits at a time). The SPI device is a slave device that supports an inactive clock while CS# is held low.

7.1 Byte or Page Programming

Programming data requires two commands: Write Enable (WREN), which is one byte, and a Page Program (PP) sequence, which consists of four bytes plus data. The Page Program sequence accepts from 1 byte up to 256 consecutive bytes of data (which is the size of one page) to be programmed in one operation. Programming means that bits can either be left at 0, or programmed from 1 to 0. Changing bits from 0 to 1 requires an erase operation.

7.2 Quad Page Programming

The Quad Page Program (QPP) instruction allows up to 256 bytes of data to be programmed using 4 pins as inputs at the same time, thus effectively quadrupling the data transfer rate, compared to the Page Program (PP) instruction. The Write Enable Latch (WEL) bit must be set to a 1 using the Write Enable (WREN) command prior to issuing the QPP command.

7.3 Dual and Quad I/O Mode

The S25FL064P device supports Dual and Quad I/O operation when using the Dual/Quad Output Read Mode and the Dual/Quad I/O High Performance Mode instructions. Using the Dual or Quad I/O instructions allows data to be transferred to or from the device at two to four times the rate of standard SPI devices. When operating in the Dual or Quad I/O High Performance Mode (BBh or EBh instructions), data can be read at fast speed using two or four data bits at a time, and the 3-byte address can be input two or four address bits at a time.

7.4 Sector Erase / Bulk Erase

The Sector Erase (SE) and Bulk Erase (BE) commands set all the bits in a sector or the entire memory array to 1. While bits can be individually programmed from 1 to 0, erasing bits from 0 to 1 must be done on a sector-wide (SE) or array-wide (BE) level. In addition to the 64-kB Sector Erase (SE), the S25FL064P device also offers 4-kB Parameter Sector Erase (P4E) and 8-kB Parameter Sector Erase (P8E).

7.5 Monitoring Write Operations Using the Status Register

The host system can determine when a Write Register, program, or erase operation is complete by monitoring the Write in Progress (WIP) bit in the Status Register. The Read from Status Register command provides the state of the WIP bit. In addition, the S25FL064P device offers two additional bits in the Status Register (P_ERR, E_ERR) to indicate whether a Program or Erase operation was a success or failure.

7.6 Active Power and Standby Power Modes

The device is enabled and in the Active Power mode when Chip Select (CS#) is Low. When CS# is high, the device is disabled, but may still be in the Active Power mode until all program, erase, and Write Registers operations have completed. The device then goes into the Standby Power mode, and power consumption drops to I_{SB} . The Deep Power-Down (DP) command provides additional data protection against inadvertent signals. After writing the DP command, the device ignores any further program or erase commands, and reduces its power consumption to I_{DP} .

7.7 Status Register

The Status Register contains the status and control bits that can be read or set by specific commands (see [Table 9.1 on page 18](#)). These bits configure different protection configurations and supply information of operation of the device. (for details see [Table 9.8, S25FL064P Status Register on page 32](#)):

- **Write In Progress (WIP):** Indicates whether the device is performing a Write Registers, program or erase operation.
- **Write Enable Latch (WEL):** Indicates the status of the internal Write Enable Latch.
- **Block Protect (BP2, BP1, BP0):** Non-volatile bits that define memory area to be software-protected against program and erase commands.
- **Erase Error (E_ERR):** The Erase Error Bit is used as an Erase operation success and failure check.
- **Program Error (P_ERR):** The Program Error Bit is used as an program operation success and failure check.
- **Status Register Write Disable (SRWD):** Places the device in the Hardware Protected mode when this bit is set to 1 and the W#/ACC input is driven low. In this mode, the non-volatile bits of the Status Register (SRWD, BP2, BP1, BP0) become read-only bits.

7.8 Configuration Register

The Configuration Register contains the control bits that can be read or set by specific commands. These bits configure different configurations and security features of the device.

- The FREEZE bit locks the BP2-0 bits in Status Register and the TBPROT and TBPARM bits in the Configuration Register. Note that once the FREEZE bit has been set to 1, then it cannot be cleared to 0 until a power-on-reset is executed. As long as the FREEZE bit is set to 0, then the other bits of the Configuration Register, including FREEZE bit, can be written to.
- The QUAD bit is non-volatile and sets the pin out of the device to Quad mode; that is, W#/ACC becomes IO2 and HOLD# becomes IO3. The instructions for Serial, Dual Output, and Dual I/O reads function as normal. The W#/ACC and HOLD# functionality does not work when the device is set in Quad mode.
- The TBPARM bit defines the logical location of the 4 kB parameter sectors. The parameter sectors consist of thirty two 4 kB sectors. All sectors other than the parameter sectors are defined to be 64-kB uniform in size. When TBPARM is set to a 1, the 4 kB parameter sectors starts at the top of the array. When TBPARM is set to a 0, the 4 kB parameter sectors starts at the bottom of the array. Note that once this bit is set to a 1, it cannot be changed back to 0. The desired state of TBPARM must be selected during the initial configuration of the device during system manufacture; before the first program or erase operation on the main flash array. TBPARM must not be programmed after programming or erasing is done in the main flash array.
- The BPNV bit defines whether or not the BP2-0 bits in the Status Register are volatile or non-volatile. When BPNV is set to a 1, the BP2-0 bits in the Status Register are volatile and will be reset to binary 111 after power on reset. When BPNV is set to a 0, the BP2-0 bits in the Status Register are non-volatile. Note that once this bit is set to a 1, it cannot be changed back to 0.
- The TBPROT bit defines the operation of the block protection bits BP2, BP1, and BP0 in the Status Register. When TBPROT is set to a 0, then the block protection is defined to start from the top of the array. When TBPROT is set to a 1, then the block protection is defined to start from the bottom of the array. Note that once this bit is set to a 1, it cannot be changed back to 0. The desired state of TBPROT must be selected during the initial configuration of the device during system manufacture; before the first program or erase operation on the main flash array. TBPROT must not be programmed after programming or erasing is done in the main flash array.

Note: It is suggested that the Block Protection & Parameter sectors not be set to the same area of the array; otherwise, the user cannot utilize the Parameter sectors if they are protected. The following matrix shows the recommended settings.

Table 7.1 Suggested Cross Settings

TBPARM	TBPROT	Array Overview
0	0	Parameter Sectors - Bottom BP Protection - Top (Default)
0	1	Not recommended (Parameters & BP Protection are both Bottom)

Table 7.1 Suggested Cross Settings

TBPARM	TBPROT	Array Overview
1	0	Not recommended (parameters & BP Protection are both Top)
1	1	Parameter Sectors - Top of Array (high address) BP Protection - Bottom of Array (low address)

Table 7.2 Configuration Register Table

Bit	Bit Name	Bit Function	Description
7	NA	-	Not Used
6	NA	-	Not Used
5	TBPROT	Configures start of block protection	1 = Bottom Array (low address) 0 = Top Array (high address) (Default)
4	NA	-	Do Not Use
3	BPNV	Configures BP2-0 bits in the Status Register	1 = Volatile 0 = Non-volatile (Default)
2	TBPARM	Configures Parameter sector location	1 = Top Array (high address) 0 = Bottom Array (low address) (Default)
1	QUAD	Puts the device into Quad I/O mode	1 = Quad I/O 0 = Dual or Serial I/O (Default)
0	FREEZE	Locks BP2-0 bits in the Status Register	1 = Enabled 0 = Disabled (Default)

Note

(Default) indicates the value of each Configuration Register bit set upon initial factory shipment.

7.9 Data Protection Modes

Cypress SPI flash memory devices provide the following data protection methods:

- **The Write Enable (WREN) command:** Must be written prior to any command that modifies data. The WREN command sets the Write Enable Latch (WEL) bit. The WEL bit resets (disables writes) on power-up or after the device completes the following commands:
 - Page Program (PP)
 - Sector Erase (SE)
 - Bulk Erase (BE)
 - Write Disable (WRDI)
 - Write Register (WRR)
 - Parameter 4 kB Sector Erase (P4E)
 - Parameter 8 kB Sector Erase (P8E)
 - Quad Page Programming (QPP)
 - OTP Byte Programming (OTPP)
- **Software Protected Mode (SPM):** The Block Protect (BP2, BP1, BP0) bits define the section of the memory array that can be read but not programmed or erased. [Table 7.3](#) and [Table 7.4](#) shows the sizes and address ranges of protected areas that are defined by Status Register bits BP2:BP0.
- **Hardware Protected Mode (HPM):** The Write Protect (W#/ACC) input and the Status Register Write Disable (SRWD) bit together provide write protection.
- **Clock Pulse Count:** The device verifies that all program, erase, and Write Register commands consist of a clock pulse count that is a multiple of eight before executing them.

Table 7.3 TBPROT = 0 (Starts Protection from TOP of Array)

Status Register Block			Memory Array				Protected Portion of Total Memory Area
BP2	BP1	BP0	Protected Address Range	Protected Sectors	Unprotected Address Range	Unprotected Sectors	
0	0	0	None	0	000000h-7FFFFFFh	SA127:SA0	0
0	0	1	7E0000h-7FFFFFFh	(2) SA127:SA126	000000h-7DFFFFFFh	SA125:SA0	1/64
0	1	0	7C0000h-7FFFFFFh	(4) SA127:SA124	000000h-7BFFFFFFh	SA123:SA0	1/32
0	1	1	780000h-7FFFFFFh	(8) SA127:SA120	000000h-77FFFFFFh	SA119:SA0	1/16
1	0	0	700000h-7FFFFFFh	(16) SA127:SA112	000000h-6FFFFFFh	SA111:SA0	1/8
1	0	1	600000h-7FFFFFFh	(32) SA127:SA96	000000h-5FFFFFFh	SA95:SA0	1/4
1	1	0	400000h-7FFFFFFh	(64) SA127:SA64	000000h-3FFFFFFh	SA63:SA0	1/2
1	1	1	000000h-7FFFFFFh	(128) SA127:SA0	None	None	All

Table 7.4 TBPROT=1 (Starts Protection from BOTTOM of Array)

Status Register Block			Memory Array				Protected Portion of Total Memory Area
BP2	BP1	BP0	Protected Address Range	Protected Sectors	Unprotected Address Range	Unprotected Sectors	
0	0	0	None	0	000000h-7FFFFFFh	SA0:SA127	0
0	0	1	000000h-01FFFFFFh	(2) SA0:SA1	020000h-7FFFFFFh	SA2:SA127	1/64
0	1	0	000000h-03FFFFFFh	(4) SA0:SA3	040000h-7FFFFFFh	SA4:SA127	1/32
0	1	1	000000h-07FFFFFFh	(8) SA0:SA7	080000h-7FFFFFFh	SA8:SA127	1/16
1	0	0	000000h-0FFFFFFh	(16) SA0:SA15	100000h-7FFFFFFh	SA16:SA127	1/8
1	0	1	000000h-1FFFFFFh	(32) SA0:SA31	200000h-7FFFFFFh	SA32:SA127	1/4
1	1	0	000000h-3FFFFFFh	(64) SA0:SA63	400000h-7FFFFFFh	SA64:SA127	1/2
1	1	1	000000h-7FFFFFFh	(128) SA0:SA127	None	None	All

7.10 Hold Mode (HOLD#)

The Hold input (HOLD#) stops any serial communication with the device, but does not terminate any Write Registers, program or erase operation that is currently in progress.

The Hold mode starts on the falling edge of HOLD# if SCK is also low (see [Figure 7.1](#), standard use). If the falling edge of HOLD# does not occur while SCK is low, the Hold mode begins after the next falling edge of SCK (non-standard use).


The Hold mode ends on the rising edge of HOLD# signal (standard use) if SCK is also low. If the rising edge of HOLD# does not occur while SCK is low, the Hold mode ends on the next falling edge of CLK (non-standard use) See [Figure 7.1](#).

The SO output is high impedance, and the SI and SCK inputs are ignored (don't care) for the duration of the Hold mode.

CS# must remain low for the entire duration of the Hold mode to ensure that the device internal logic remains unchanged. If CS# goes high while the device is in the Hold mode, the internal logic is reset. To prevent the device from reverting to the Hold mode when device communication is resumed, HOLD# must be held high, followed by driving CS# low.

Note: The HOLD Mode feature is disabled when Quad mode is enabled, i.e., Quad bit in the Configuration register is set to 1.

Figure 7.1 Hold Mode Operation



7.11 Accelerated Programming Operation

The device offers accelerated program operations through the ACC function. This function is primarily intended to allow faster manufacturing throughput at the factory. If the system asserts V_{HH} on this pin, the device uses the higher voltage on the pin to reduce the time required for program operations. Removing V_{HH} from the $W\#/ACC$ pin returns the device to normal operation. Note that the $W\#/ACC$ pin must not be at V_{HH} for operations other than accelerated programming, or device damage may result. In addition, the $W\#/ACC$ pin must not be left floating or unconnected; inconsistent behavior of the device may result.

Note: The ACC function is disabled during Quad I/O Mode.

8. Sector Address Table

The Sector Address tables show the size of the memory array, sectors, and pages. The device uses pages to cache the program data before the data is programmed into the memory array. Each page or byte can be individually programmed (bits are changed from 1 to 0). The data is erased (bits are changed from 0 to 1) on a sub-sector, sector- or device-wide basis using the P4E/P8E, SE or BE commands. [Table 8.1](#) and [Table 8.2](#) show the starting and ending address for each sector. The complete set of sectors comprises the memory array of the flash device.

Not Recommended for New Designs

Table 8.1 S25FL064P Sector Address Table TBPARM=0

Sector	Address range		Sector	Address range		Sector	Address range		Sector	Address range	
	Start address	End Address		Start address	End Address		Start address	End Address		Start address	End Address
SA127	7F0000h	7FFFFFFh	SA84	540000h	54FFFFFFh	SA41	290000h	29FFFFFFh			
SA126	7E0000h	7EFFFFFFh	SA83	530000h	53FFFFFFh	SA40	280000h	28FFFFFFh			
SA125	7D0000h	7DFFFFFFh	SA82	520000h	52FFFFFFh	SA39	270000h	27FFFFFFh			
SA124	7C0000h	7CFFFFFFh	SA81	510000h	51FFFFFFh	SA38	260000h	26FFFFFFh			
SA123	7B0000h	7BFFFFFFh	SA80	500000h	50FFFFFFh	SA37	250000h	25FFFFFFh			
SA122	7A0000h	7AFFFFFFh	SA79	4F0000h	4FFFFFFh	SA36	240000h	24FFFFFFh			
SA121	790000h	79FFFFFFh	SA78	4E0000h	4EFFFFFFh	SA35	230000h	23FFFFFFh			
SA120	780000h	78FFFFFFh	SA77	4D0000h	4DFFFFFFh	SA34	220000h	22FFFFFFh			
SA119	770000h	77FFFFFFh	SA76	4C0000h	4CFFFFFFh	SA33	210000h	21FFFFFFh			
SA118	760000h	76FFFFFFh	SA75	4B0000h	4BFFFFFFh	SA32	200000h	20FFFFFFh			
SA117	750000h	75FFFFFFh	SA74	4A0000h	4AFFFFFFh	SA31	1F0000h	1FFFFFFh	SS31	01F000h	01FFFFh
SA116	740000h	74FFFFFFh	SA73	490000h	49FFFFFFh	SA30	1E0000h	1EFFFFFFh	SS30	01E000h	01EFFFh
SA115	730000h	73FFFFFFh	SA72	480000h	48FFFFFFh	SA29	1D0000h	1DFFFFFFh	SS29	01D000h	01DFFFh
SA114	720000h	72FFFFFFh	SA71	470000h	47FFFFFFh	SA28	1C0000h	1CFFFFFFh	SS28	01C000h	01CFFFh
SA113	710000h	71FFFFFFh	SA70	460000h	46FFFFFFh	SA27	1B0000h	1BFFFFFFh	SS27	01B000h	01BFFFh
SA112	700000h	70FFFFFFh	SA69	450000h	45FFFFFFh	SA26	1A0000h	1AFFFFFFh	SS26	01A000h	01AFFFh
SA111	6F0000h	6FFFFFFh	SA68	440000h	44FFFFFFh	SA25	190000h	19FFFFFFh	SS25	019000h	019FFFh
SA110	6E0000h	6EFFFFFFh	SA67	430000h	43FFFFFFh	SA24	180000h	18FFFFFFh	SS24	018000h	018FFFh
SA109	6D0000h	6DFFFFFFh	SA66	420000h	42FFFFFFh	SA23	170000h	17FFFFFFh	SS23	017000h	017FFFh
SA108	6C0000h	6CFFFFFFh	SA65	410000h	41FFFFFFh	SA22	160000h	16FFFFFFh	SS22	016000h	016FFFh
SA107	6B0000h	6BFFFFFFh	SA64	400000h	40FFFFFFh	SA21	150000h	15FFFFFFh	SS21	015000h	015FFFh
SA106	6A0000h	6AFFFFFFh	SA63	3F0000h	3FFFFFFh	SA20	140000h	14FFFFFFh	SS20	014000h	014FFFh
SA105	690000h	69FFFFFFh	SA62	3E0000h	3EFFFFFFh	SA19	130000h	13FFFFFFh	SS19	013000h	013FFFh
SA104	680000h	68FFFFFFh	SA61	3D0000h	3DFFFFFFh	SA18	120000h	12FFFFFFh	SS18	012000h	012FFFh
SA103	670000h	67FFFFFFh	SA60	3C0000h	3CFFFFFFh	SA17	110000h	11FFFFFFh	SS17	011000h	011FFFh
SA102	660000h	66FFFFFFh	SA59	3B0000h	3BFFFFFFh	SA16	100000h	10FFFFFFh	SS16	010000h	010FFFh
SA101	650000h	65FFFFFFh	SA58	3A0000h	3AFFFFFFh	SA15	0F0000h	0FFFFFFh	SS15	00F000h	00FFFFh
SA100	640000h	64FFFFFFh	SA57	390000h	39FFFFFFh	SA14	0E0000h	0EFFFFFFh	SS14	00E000h	00EFFFh
SA99	630000h	63FFFFFFh	SA56	380000h	38FFFFFFh	SA13	0D0000h	0DFFFFFFh	SS13	00D000h	00DFFFh
SA98	620000h	62FFFFFFh	SA55	370000h	37FFFFFFh	SA12	0C0000h	0CFFFFFFh	SS12	00C000h	00CFFFh
SA97	610000h	61FFFFFFh	SA54	360000h	36FFFFFFh	SA11	0B0000h	0BFFFFFFh	SS11	00B000h	00BFFFh
SA96	600000h	60FFFFFFh	SA53	350000h	35FFFFFFh	SA10	0A0000h	0AFFFFFFh	SS10	00A000h	00AFFFh
SA95	5F0000h	5FFFFFFh	SA52	340000h	34FFFFFFh	SA9	090000h	09FFFFFFh	SS9	009000h	009FFFh
SA94	5E0000h	5EFFFFFFh	SA51	330000h	33FFFFFFh	SA8	080000h	08FFFFFFh	SS8	008000h	008FFFh
SA93	5D0000h	5DFFFFFFh	SA50	320000h	32FFFFFFh	SA7	070000h	07FFFFFFh	SS7	007000h	007FFFh
SA92	5C0000h	5CFFFFFFh	SA49	310000h	31FFFFFFh	SA6	060000h	06FFFFFFh	SS6	006000h	006FFFh
SA91	5B0000h	5BFFFFFFh	SA48	300000h	30FFFFFFh	SA5	050000h	05FFFFFFh	SS5	005000h	005FFFh
SA90	5A0000h	5AFFFFFFh	SA47	2F0000h	2FFFFFFh	SA4	040000h	04FFFFFFh	SS4	004000h	004FFFh
SA89	590000h	59FFFFFFh	SA46	2E0000h	2EFFFFFFh	SA3	030000h	03FFFFFFh	SS3	003000h	003FFFh
SA88	580000h	58FFFFFFh	SA45	2D0000h	2DFFFFFFh	SA2	020000h	02FFFFFFh	SS2	002000h	002FFFh
SA87	570000h	57FFFFFFh	SA44	2C0000h	2CFFFFFFh	SA1	010000h	01FFFFFFh	SS1	001000h	001FFFh
SA86	560000h	56FFFFFFh	SA43	2B0000h	2BFFFFFFh	SA0	000000h	00FFFFFFh	SS0	000000h	000FFFh
SA85	550000h	55FFFFFFh	SA42	2A0000h	2AFFFFFFh						

Note
Sector SA0 is split up into sub-sectors SS0 - SS15 (dark gray shading)
Sector SA1 is split up into sub-sectors SS16 - SS31 (light gray shading)

Not Recommended for New Designs

Table 8.2 S25FL064P Sector Address Table TBPARM=1

Sector	Address range		Sector	Address range		Sector	Address range		Sector	Address range	
	Start address	End Address		Start address	End Address		Start address	End Address		Start address	End Address
SS31	7FF000h	7FFFFFFh	SA127	7F0000h	7FFFFFFh	SA85	550000h	55FFFFFFh	SA42	2A0000h	2AFFFFFFh
SS30	7FE000h	7FEFFFFh	SA126	7E0000h	7EFFFFh	SA84	540000h	54FFFFFFh	SA41	290000h	29FFFFFFh
SS29	7FD000h	7FDFFFFh	SA125	7D0000h	7DFFFFh	SA83	530000h	53FFFFFFh	SA40	280000h	28FFFFFFh
SS28	7FC000h	7FCFFFFh	SA124	7C0000h	7CFFFFh	SA82	520000h	52FFFFFFh	SA39	270000h	27FFFFFFh
SS27	7FB000h	7FBFFFFh	SA123	7B0000h	7BFFFFh	SA81	510000h	51FFFFFFh	SA38	260000h	26FFFFFFh
SS26	7FA000h	7FAFFFFh	SA122	7A0000h	7AFFFFh	SA80	500000h	50FFFFFFh	SA37	250000h	25FFFFFFh
SS25	7F9000h	7F9FFFFh	SA121	790000h	79FFFFh	SA79	4F0000h	4FFFFFFh	SA36	240000h	24FFFFFFh
SS24	7F8000h	7F8FFFFh	SA120	780000h	78FFFFh	SA78	4E0000h	4EFFFFFFh	SA35	230000h	23FFFFFFh
SS23	7F7000h	7F7FFFFh	SA119	770000h	77FFFFh	SA77	4D0000h	4DFFFFFFh	SA34	220000h	22FFFFFFh
SS22	7F6000h	7F6FFFFh	SA118	760000h	76FFFFh	SA76	4C0000h	4CFFFFFFh	SA33	210000h	21FFFFFFh
SS21	7F5000h	7F5FFFFh	SA117	750000h	75FFFFh	SA75	4B0000h	4BFFFFFFh	SA32	200000h	20FFFFFFh
SS20	7F4000h	7F4FFFFh	SA116	740000h	74FFFFh	SA74	4A0000h	4AFFFFFFh	SA31	1F0000h	1FFFFFFh
SS19	7F3000h	7F3FFFFh	SA115	730000h	73FFFFh	SA73	490000h	49FFFFFFh	SA30	1E0000h	1EFFFFFFh
SS18	7F2000h	7F2FFFFh	SA114	720000h	72FFFFh	SA72	480000h	48FFFFFFh	SA29	1D0000h	1DFFFFFFh
SS17	7F1000h	7F1FFFFh	SA113	710000h	71FFFFh	SA71	470000h	47FFFFFFh	SA28	1C0000h	1CFFFFFFh
SS16	7F0000h	7F0FFFFh	SA112	700000h	70FFFFh	SA70	460000h	46FFFFFFh	SA27	1B0000h	1BFFFFFFh
SS15	7EF000h	7EFFFFh	SA111	6F0000h	6FFFFFFh	SA69	450000h	45FFFFFFh	SA26	1A0000h	1AFFFFFFh
SS14	7EE000h	7EFFFFh	SA110	6E0000h	6EFFFFh	SA68	440000h	44FFFFFFh	SA25	190000h	19FFFFFFh
SS13	7ED000h	7EDFFFFh	SA109	6D0000h	6DFFFFh	SA67	430000h	43FFFFFFh	SA24	180000h	18FFFFFFh
SS12	7EC000h	7ECFFFFh	SA108	6C0000h	6CFFFFh	SA66	420000h	42FFFFFFh	SA23	170000h	17FFFFFFh
SS11	7EB000h	7EBFFFFh	SA107	6B0000h	6BFFFFh	SA65	410000h	41FFFFFFh	SA22	160000h	16FFFFFFh
SS10	7EA000h	7EAFFFFh	SA106	6A0000h	6AFFFFh	SA64	400000h	40FFFFFFh	SA21	150000h	15FFFFFFh
SS9	7E9000h	7E9FFFFh	SA105	690000h	69FFFFh	SA63	3F0000h	3FFFFFFh	SA20	140000h	14FFFFFFh
SS8	7E8000h	7E8FFFFh	SA104	680000h	68FFFFh	SA62	3E0000h	3EFFFFFFh	SA19	130000h	13FFFFFFh
SS7	7E7000h	7E7FFFFh	SA103	670000h	67FFFFh	SA61	3D0000h	3DFFFFFFh	SA18	120000h	12FFFFFFh
SS6	7E6000h	7E6FFFFh	SA102	660000h	66FFFFh	SA60	3C0000h	3CFFFFFFh	SA17	110000h	11FFFFFFh
SS5	7E5000h	7E5FFFFh	SA101	650000h	65FFFFh	SA59	3B0000h	3BFFFFFFh	SA16	100000h	10FFFFFFh
SS4	7E4000h	7E4FFFFh	SA100	640000h	64FFFFh	SA58	3A0000h	3AFFFFFFh	SA15	0F0000h	0FFFFFFh
SS3	7E3000h	7E3FFFFh	SA99	630000h	63FFFFh	SA57	390000h	39FFFFFFh	SA14	0E0000h	0EFFFFFFh
SS2	7E2000h	7E2FFFFh	SA98	620000h	62FFFFh	SA56	380000h	38FFFFFFh	SA13	0D0000h	0DFFFFFFh
SS1	7E1000h	7E1FFFFh	SA97	610000h	61FFFFh	SA55	370000h	37FFFFFFh	SA12	0C0000h	0CFFFFFFh
SS0	7E0000h	7E0FFFFh	SA96	600000h	60FFFFh	SA54	360000h	36FFFFFFh	SA11	0B0000h	0BFFFFFFh
			SA95	5F0000h	5FFFFFFh	SA53	350000h	35FFFFFFh	SA10	0A0000h	0AFFFFFFh
			SA94	5E0000h	5EFFFFh	SA52	340000h	34FFFFFFh	SA9	090000h	09FFFFFFh
			SA93	5D0000h	5DFFFFh	SA51	330000h	33FFFFFFh	SA8	080000h	08FFFFFFh
			SA92	5C0000h	5CFFFFh	SA50	320000h	32FFFFFFh	SA7	070000h	07FFFFFFh
			SA91	5B0000h	5BFFFFh	SA49	310000h	31FFFFFFh	SA6	060000h	06FFFFFFh
			SA90	5A0000h	5AFFFFh	SA48	300000h	30FFFFFFh	SA5	050000h	05FFFFFFh
			SA89	590000h	59FFFFh	SA47	2F0000h	2FFFFFFFh	SA4	040000h	04FFFFFFh
			SA88	580000h	58FFFFh	SA46	2E0000h	2EFFFFFFh	SA3	030000h	03FFFFFFh
			SA87	570000h	57FFFFh	SA45	2D0000h	2DFFFFFFh	SA2	020000h	02FFFFFFh
			SA86	560000h	56FFFFh	SA44	2C0000h	2CFFFFFFh	SA1	010000h	01FFFFFFh
						SA43	2B0000h	2BFFFFFFh	SA0	000000h	00FFFFFFh

Note
Sector SA126 is split up into sub-sectors SS0 - SS15 (dark gray shading)
Sector SA127 is split up into sub-sectors SS16 - SS31 (light gray shading)

Not Recommended for New Designs

9. Command Definitions

The host system must shift all commands, addresses, and data in and out of the device, beginning with the most significant bit. On the first rising edge of SCK after CS# is driven low, the device accepts the one-byte command on SI (all commands are one byte long), most significant bit first. Each successive bit is latched on the rising edge of SCK. [Table 9.1](#) lists the complete set of commands.

Every command sequence begins with a one-byte command code. The command may be followed by address, data, both, or nothing, depending on the command. CS# must be driven high after the last bit of the command sequence has been written.

The Read Data Bytes (READ), Read Data Bytes at Higher Speed (FAST_READ), Dual Output Read (DOR), Quad Output Read (QOR), Dual I/O High Performance Read (DIOR), Quad I/O High Performance Read (QIOR), Read Status Register (RDSR), Read Configuration Register (RCR), Read OTP Data (OTPR), Read Manufacturer and Device ID (READ_ID), Read Identification (RDID) and Release from Deep Power-Down and Read Electronic Signature (RES) command sequences are followed by a data output sequence on SO. CS# can be driven high after any bit of the sequence is output to terminate the operation.

The Page Program (PP), Quad Page Program (QPP), 64 kB Sector Erase (SE), 4 kB Parameter Sector Erase (P4E), 8 kB Parameter Sector Erase (P8E), Bulk Erase (BE), Write Status and Configuration Registers (WRR), Program OTP space (OTPP), Write Enable (WREN), or Write Disable (WRDI) commands require that CS# be driven high at a byte boundary, otherwise the command is not executed. Since a byte is composed of eight bits, CS# must therefore be driven high when the number of clock pulses after CS# is driven low is an exact multiple of eight.

The device ignores any attempt to access the memory array during a Write Registers, program, or erase operation, and continues the operation uninterrupted.

The instruction set is listed in [Table 9.1](#).

Table 9.1 Instruction Set

Operation	Command	One Byte Command Code	Description	Address Bytes	Mode Bit Cycle	Dummy Bytes	Data Bytes
Read	READ	(03h) 0000 0011	Read Data bytes	3	0	0	1 to ∞
	FAST_READ	(0Bh) 0000 1011	Read Data bytes at Fast Speed	3	0	1	1 to ∞
	DOR	(3Bh) 0011 1011	Dual Output Read	3	0	1	1 to ∞
	QOR	(6Bh) 0110 1011	Quad Output Read	3	0	1	1 to ∞
	DIOR	(BBh) 1011 1011	Dual I/O High Performance Read	3	1	0	1 to ∞
	QIOR	(EBh) 1110 1011	Quad I/O High Performance Read	3	1	2	1 to ∞
	RDID	(9Fh) 1001 1111	Read Identification	0	0	0	1 to 81
Write Control	READ_ID	(90h) 1001 0000	Read Manufacturer and Device Identification	3	0	0	1 to ∞
	WREN	(06h) 0000 0110	Write Enable	0	0	0	0
Erase	WRDI	(04h) 0000 0100	Write Disable	0	0	0	0
	P4E	(20h) 0010 0000	4 kB Parameter Sector Erase	3	0	0	0
	P8E	(40h) 0100 0000	8 kB (two 4 kB) Parameter Sector Erase	3	0	0	0
	SE	(D8h) 1101 1000	64 kB Sector Erase	3	0	0	0
Program	BE	(60h) 0110 0000 or (C7h) 1100 0111	Bulk Erase	0	0	0	0
	PP	(02h) 0000 0010	Page Programming	3	0	0	1 to 256
Status & Configuration Register	QPP	(32h) 0011 0010	Quad Page Programming	3	0	0	1 to 256
	RDSR	(05h) 0000 0101	Read Status Register	0	0	0	1 to ∞
	WRR	(01h) 0000 0001	Write (Status & Configuration) Registers	0	0	0	1 to 2
	RCR	(35h) 0011 0101	Read Configuration Register (CFG)	0	0	0	1 to ∞
Power Saving	CLSR	(30h) 0011 0000	Reset the Erase and Program Fail Flag (SR5 and SR6) and restore normal operation)	0	0	0	0
	DP	(B9h) 1011 1001	Deep Power-Down	0	0	0	0
	RES	(ABh) 1010 1011	Release from Deep Power-Down Mode	0	0	0	0
(ABh) 1010 1011		Release from Deep Power-Down and Read Electronic Signature	0	0	3	1 to ∞	
OTP	OTPP	(42h) 0100 0010	Programs one byte of data in OTP memory space	3	0	0	1
	OTPR	(4Bh) 0100 1011	Read data in the OTP memory space	3	0	1	1 to ∞


9.1 Read Data Bytes (READ)

The Read Data Bytes (READ) command reads data from the memory array at the frequency (f_R) presented at the SCK input, with a maximum speed of 40 MHz. The host system must first select the device by driving CS# low. The READ command is then written to SI, followed by a 3 byte address (A23-A0). Each bit is latched on the rising edge of SCK. The memory array data, at that address, are output serially on SO at a frequency f_R , on the falling edge of SCK.

Figure 9.1 and Table 9.1 on page 18 detail the READ command sequence. The first address byte specified can start at any location of the memory array. The device automatically increments to the next higher address after each byte of data is output. The entire memory array can therefore be read with a single READ command. When the highest address is reached, the address counter reverts to 00000h, allowing the read sequence to continue indefinitely.

The READ command is terminated by driving CS# high at any time during data output. The device rejects any READ command issued while it is executing a program, erase, or Write Registers operation, and continues the operation uninterrupted.

Figure 9.1 Read Data Bytes (READ) Command Sequence



Not Recommended for New Designs


9.2 Read Data Bytes at Higher Speed (FAST_READ)

The FAST_READ command reads data from the memory array at the frequency (f_C) presented at the SCK input, with a maximum speed of 104 MHz. The host system must first select the device by driving CS# low. The FAST_READ command is then written to SI, followed by a 3 byte address (A23-A0) and a dummy byte. Each bit is latched on the rising edge of SCK. The memory array data, at that address, are output serially on SO at a frequency f_C , on the falling edge of SCK.

The FAST_READ command sequence is shown in Figure 9.2 and Table 9.1 on page 18. The first address byte specified can start at any location of the memory array. The device automatically increments to the next higher address after each byte of data is output. The entire memory array can therefore be read with a single FAST_READ command. When the highest address is reached, the address counter reverts to 000000h, allowing the read sequence to continue indefinitely.

The FAST_READ command is terminated by driving CS# high at any time during data output. The device rejects any FAST_READ command issued while it is executing a program, erase, or Write Registers operation, and continues the operation uninterrupted.

Figure 9.2 Read Data Bytes at Higher Speed (FAST_READ) Command Sequence



Not Recommended for New Designs

9.3 Dual Output Read Mode (DOR)

The Dual Output Read instruction is similar to the FAST_READ instruction, except that the data is shifted out 2 bits at a time using 2 pins (SI/IO0 and SO/IO1) instead of 1 bit, at a maximum frequency of 80 MHz. The Dual Output Read mode effectively doubles the data transfer rate compared to the FAST_READ instruction.


The host system must first select the device by driving CS# low. The Dual Output Read command is then written to SI, followed by a 3-byte address (A23-A0) and a dummy byte. Each bit is latched on the rising edge of SCK. Then the memory contents, at the address that is given, are shifted out two bits at a time through the IO0 (SI) & IO1 (SO) pins at a frequency f_C on the falling edge of SCK.

The Dual Output Read command sequence is shown in Figure 9.3 and Table 9.1 on page 18. The first address byte specified can start at any location of the memory array. The device automatically increments to the next higher address after each byte of data is output. The entire memory array can therefore be read with a single Dual Output Read command. When the highest address is reached, the address counter reverts to 00000h, allowing the read sequence to continue indefinitely.

It is important that the I/O pins be set to high-impedance prior to the falling edge of the first data out clock.

The Dual Output Read command is terminated by driving CS# high at any time during data output. The device rejects any Dual Output Read command issued while it is executing a program, erase, or Write Registers operation, and continues the operation uninterrupted.

Figure 9.3 Dual Output Read Instruction Sequence



9.4 Quad Output Read Mode (QOR)

The Quad Output Read instruction is similar to the FAST_READ instruction, except that the data is shifted out 4 bits at a time using 4 pins (SI/IO0, SO/IO1, W#/ACC/IO2 and HOLD#/IO3) instead of 1 bit, at a maximum frequency of 80 MHz. The Quad Output Read mode effectively doubles the data transfer rate compared to the Dual Output Read instruction, and is four times the data transfer rate of the FAST_READ instruction.

The host system must first select the device by driving CS# low. The Quad Output Read command is then written to SI, followed by a 3-byte address (A23-A0) and a dummy byte. Each bit is latched on the rising edge of SCK. Then the memory contents, at the address that are given, are shifted out four bits at a time through IO0 (SI), IO1 (SO), IO2 (W#/ACC), and IO3 (HOLD#) pins at a frequency f_C on the falling edge of SCK.


The Quad Output Read command sequence is shown in Figure 9.4 and Table 9.1 on page 18. The first address byte specified can start at any location of the memory array. The device automatically increments to the next higher address after each byte of data is output. The entire memory array can therefore be read with a single Quad Output Read command. When the highest address is reached, the address counter reverts to 00000h, allowing the read sequence to continue indefinitely.

It is important that the I/O pins be set to high-impedance prior to the falling edge of the first data out clock.

The Quad Output Read command is terminated by driving CS# high at any time during data output. The device rejects any Quad Output Read command issued while it is executing a program, erase, or Write Registers operation, and continues the operation uninterrupted.

The Quad bit of Configuration Register must be set (CR Bit1 = 1) to enable the Quad mode capability of the S25FL device.

Figure 9.4 Quad Output Read Instruction Sequence



9.5 DUAL I/O High Performance Read Mode (DIOR)

The Dual I/O High Performance Read instruction is similar to the Dual Output Read instruction, except that it improves throughput by allowing input of the address bits (A23-A0) using 2 bits per SCK via two input pins (SI/IO2 and SO/IO1), at a maximum frequency of 80 MHz.

The host system must first select the device by driving CS# low. The Dual I/O High Performance Read command is then written to SI, followed by a 3-byte address (A23-A0) and a 1-byte Mode instruction, with two bits latched on the rising edge of SCK. Then the memory contents, at the address that is given, are shifted out two bits at a time through IO0 (SI) and IO1 (SO).

The DUAL I/O High Performance Read command sequence is shown in Figure 9.5 and Table 9.1 on page 18. The first address byte specified can start at any location of the memory array. The device automatically increments to the next higher address after each byte of data is output. The entire memory array can therefore be read with a single DUAL I/O High Performance Read command. When the highest address is reached, the address counter reverts to 00000h, allowing the read sequence to continue indefinitely.

In addition, address jumps can be done without exiting the Dual I/O High Performance Mode through the setting of the Mode bits (after the Address (A23-0) sequence, as shown in Figure 9.5). This added feature removes the need for the instruction sequence and greatly improves code execution (XIP). The upper nibble (bits 7-4) of the Mode bits control the length of the next Dual I/O High Performance instruction through the inclusion or exclusion of the first byte instruction code. The lower nibble (bits 3-0) of the Mode bits are DON'T CARE ("x"). If the Mode bits equal Axh, then the device remains in Dual I/O High Performance Read Mode and the next address can be entered (after CS# is raised high and then asserted low) without requiring the BBh instruction opcode, as shown in Figure 9.6, thus eliminating eight cycles for the instruction sequence. However, if the Mode bits are any value other than Axh, then the next instruction (after CS# is raised high and then asserted low) requires the instruction sequence, which is normal operation. The following sequences will release the device from Dual I/O High Performance Read mode; after which, the device can accept standard SPI instructions:

1. During the Dual I/O High Performance Instruction Sequence, if the Mode bits are any value other than Axh, then the next time CS# is raised high and then asserted low, the device will be released from Dual I/O High Performance Read mode.
2. Furthermore, during any operation, if CS# toggles high to low to high for eight cycles (or less) **and** data input (IO0 & IO1) are not set for a valid instruction sequence, then the device will be released from Dual I/O High Performance Read mode.

It is important that the I/O pins be set to high-impedance prior to the falling edge of the first data out clock.

The read instruction can be terminated by driving the CS# pin to the logic high state. The CS# pin can be driven high at any time during data output to terminate a read operation.

Figure 9.5 DUAL I/O High Performance Read Instruction Sequence





Figure 9.6 Continuous Dual I/O High Performance Read Instruction Sequence



9.6 Quad I/O High Performance Read Mode (QIOR)

The Quad I/O High Performance Read instruction is similar to the Quad Output Read instruction, except that it further improves throughput by allowing input of the address bits (A23-A0) using 4 bits per SCK via four input pins (SI/IO0, SO/IO1, W#/ACC/IO2 and HOLD#/IO3), at a maximum frequency of 80 MHz.

The host system must first select the device by driving CS# low. The Quad I/O High Performance Read command is then written to SI, followed by a 3-byte address (A23-A0) and a 1-byte Mode instruction, with four bits latched on the rising edge of SCK. Note that four dummy clocks are required prior to the data input. Then the memory contents, at the address that is given, are shifted out four bits at a time through IO0 (SI), IO1 (SO), IO2 (W#/ACC), and IO3 (HOLD#).

The Quad I/O High Performance Read command sequence is shown in Figure 9.7 and Table 9.1 on page 18. The first address byte specified can start at any location of the memory array. The device automatically increments to the next higher address after each byte of data is output. The entire memory array can therefore be read with a single Quad I/O High Performance Read command. When the highest address is reached, the address counter reverts to 00000h, allowing the read sequence to continue indefinitely.

In addition, address jumps can be done without exiting the Quad I/O High Performance Mode through the setting of the Mode bits (after the Address (A23-0) sequence, as shown in Figure 9.7). This added feature removes the need for the instruction sequence and greatly improves code execution (XIP). The upper nibble (bits 7-4) of the Mode bits control the length of the next Quad I/O High Performance instruction through the inclusion or exclusion of the first byte instruction code. The lower nibble (bits 3-0) of the Mode bits are DON'T CARE ("x"). If the Mode bits equal Axh, then the device remains in Quad I/O High Performance Read Mode and the next address can be entered (after CS# is raised high and then asserted low) without requiring the EBh instruction opcode, as shown in Figure 9.8, thus eliminating eight cycles for the instruction sequence. The following sequences will release the device from Quad I/O High Performance Read mode; after which, the device can accept standard SPI instructions:

1. During the Quad I/O High Performance Instruction Sequence, if the Mode bits are any value other than Axh, then the next time CS# is raised high and then asserted low the device will be released from Quad I/O High Performance Read mode.
2. Furthermore, during any operation, if CS# toggles high to low to high for eight cycles (or less) and data input (IO0, IO1, IO2, & IO3) are not set for a valid instruction sequence, then the device will be released from Quad I/O High Performance Read mode.

It is important that the I/O pins be set to high-impedance prior to the falling edge of the first data out clock.

The read instruction can be terminated by driving the CS# pin to the logic high state. The CS# pin can be driven high at any time during data output to terminate a read operation.

Figure 9.7 QUAD I/O High Performance Instruction Sequence





Figure 9.8 Continuous QUAD I/O High Performance Instruction Sequence



Not Recommended for New Designs

9.7 Read Identification (RDID)

The Read Identification (RDID) command outputs the one-byte manufacturer identification, followed by the two-byte device identification and the bytes for the Common Flash Interface (CFI) tables. The manufacturer identification is assigned by JEDEC; for Cypress devices, it is 01h. The device identification (2 bytes) and CFI bytes are assigned by the device manufacturer.

See [Table 9.2 on page 26](#) for device ID data.

The Common Flash Interface (CFI) specification outlines device and host system software interrogation handshake, which allows vendor-specified software algorithms to be used for entire families of devices. Software support can then be device-independent, JEDEC ID-independent, and forward- and backward-compatible for the specified flash device families. Flash vendors can standardize their existing interfaces for long-term compatibility. The system can read CFI information at the addresses given in [Table 9.3](#).

The host system must first select the device by driving CS# low. The RDID command is then written to SI, and each bit is latched on the rising edge of SCK. One byte of manufacture identification, two bytes of device identification and sixty-six bytes of extended device identification are then output from the memory array on SO at a frequency f_R , on the falling edge of SCK. The maximum clock frequency for the RDID (9Fh) command is 50 MHz (Normal Read). The manufacturer ID and Device ID can be read repeatedly by applying multiples of 648 clock cycles. The manufacturer ID, Device ID and CFI table can be continuously read as long as CS# is held low with a clock input.

The RDID command sequence is shown in [Figure 9.9](#) and [Table 9.1 on page 18](#).

Driving CS# high after the device identification data has been read at least once terminates the RDID command. Driving CS# high at any time during data output (for example, while reading the extended CFI bytes), also terminates the RDID operation.

The device rejects any RDID command issued while it is executing a program, erase, or Write Registers operation, and continues the operation uninterrupted.

Figure 9.9 Read Identification (RDID) Command Sequence and Data-Out Sequence




Table 9.2 Manufacturer & Device ID - RDID (JEDEC 9Fh)

Device	Manuf. ID	Device Id		# Extended bytes
	Byte 0	Byte 1	Byte 2	Byte 3
S25FL064P SPI flash	01h	02h	16h	4Dh

Notes

1. Byte 0 is Manufacturer ID of Cypress.
2. Byte 1 & 2 is Device Id.
3. Byte 3 is Extended Device Information String Length, to indicate how many Extended Device Information bytes will follow.
4. Bytes 4, 5 and 6 are Cypress reserved (do not use).
5. For Bytes 07h-0Fh and 3Dh-3Fh, the data will be read as 0xFF.
6. Bytes 10h-50h are factory programmed per JEDEC standard.

Not Recommended for New Designs

Table 9.3 Product Group CFI Query Identification String

Byte	Data	Description
10h 11h 12h	51h 52h 59h	Query Unique ASCII string "QRY"
13h 14h	02h 00h	Primary OEM Command Set
15h 16h	40h 00h	Address for Primary Extended Table
17h 18h	00h 00h	Alternate OEM Command Set (00h = none exists)
19h 1Ah	00h 00h	Address for Alternate OEM Extended Table (00h = none exists)

Table 9.4 Product Group CFI System Interface String

Byte	Data	Description
1Bh	27h	V _{CC} Min. (erase/program): (D7-D4: Volt, D3-D0: 100 mV)
1Ch	36h	V _{CC} Max. (erase/program): (D7-D4: Volt, D3-D0: 100 mV)
1Dh	00h	V _{PP} Min. voltage (00h = no VPP pin present)
1Eh	00h	V _{PP} Max. voltage (00h = no VPP pin present)
1Fh	0Bh	Typical timeout per single byte program 2 ^N μs
20h	0Bh	Typical timeout for Min. size Page program 2 ^N μs (00h = not supported)
21h	09h	Typical timeout per individual sector erase 2 ^N ms
22h	10h	Typical timeout for full chip erase 2 ^N ms (00h = not supported)
23h	01h	Max. timeout for byte program 2 ^N times typical
24h	01h	Max. timeout for page program 2 ^N times typical
25h	02h	Max. timeout per individual sector erase 2 ^N times typical
26h	01h	Max. timeout for full chip erase 2 ^N times typical (00h = not supported)

Not Recommended for New Designs

Table 9.5 Product Group CFI Device Geometry Definition

Byte	Data	Description
27h	17h	Device Size = 2 ^N byte;
28h	05h	Flash Device Interface Description; 00h = x8 only 01h = x16 only 02h = x8/x16 capable 03h = x32 only 04h = Single I/O SPI, 3-byte address 05h = Multi I/O SPI, 3-byte address
29h	05h	
2Ah	08h	Max. number of bytes in multi-byte write = 2 ^N (00 = not supported)
2Bh	00h	
2Ch	02h	Number of Erase Block Regions within device 1 = Uniform Device, 2 = Parameter Block
2Dh	1Fh	Erase Block Region 1 Information (refer to CFI publication 100)
2Eh	00h	
2Fh	10h	
30h	00h	
31h	7Dh	Erase Block Region 2 Information (refer to CFI publication 100)
32h	00h	
33h	00h	
34h	01h	
35h	00h	Erase Block Region 3 Information (refer to CFI publication 100)
36h	00h	
37h	00h	
38h	00h	
39h	00h	Erase Block Region 4 Information (refer to CFI publication 100)
3Ah	00h	
3Bh	00h	
3Ch	00h	

Not Recommended for New Designs

Table 9.6 Product Group CFI Primary Vendor-Specific Extended Query

Byte	Data	Description
40h	50h	Query-unique ASCII string "PRI"
41h	52h	
42h	49h	
43h	31h	Major version number, ASCII
44h	33h	Minor version number, ASCII
45h	15h	Address Sensitive Unlock (Bits 1-0) 00b = Required, 01b = Not Required Process Technology (Bits 5-2) 0000b = 0.23 μ m Floating Gate 0001b = 0.17 μ m Floating Gate 0010b = 0.23 μ m MirrorBit 0010b = 0.20 μ m MirrorBit 0011b = 0.11 μ m Floating Gate 0100b = 0.11 μ m MirrorBit 0101b = 0.09 μ m MirrorBit 1000b = 0.065 μ m MirrorBit
46h	00h	Erase Suspend 0 = Not Supported, 1 = Read Only, 2 = Read & Write
47h	02h	Sector Protect 00 = Not Supported, X = Number of sectors in per smallest group
48h	00h	Temporary Sector Unprotect 00 = Not Supported, 01 = Supported
49h	05h	Sector Protect/Unprotect Scheme 04 = High Voltage Method 05 = Software Command Locking Method 08 = Advanced Sector Protection Method
4Ah	00h	Simultaneous Operation 00 = Not Supported, X = Number of Sectors outside Bank 1
4Bh	01h	Burst Mode Type 00 = Not Supported, 01 = Supported
4Ch	03h	Page Mode Type 00 = Not Supported, 01 = 4 Word Page, 02 = 8 Word Page, 03 = 256 Byte Page
4Dh	85h	ACC (Acceleration) Supply Minimum 00 = Not Supported, (D7-D4: Volt, D3-D0: 100 mV)
4Eh	95h	ACC (Acceleration) Supply Maximum 00 = Not Supported, (D7-D4: Volt, D3-D0: 100 mV)
4Fh	07h	W# Protection 07 = Uniform Device with Top or Bottom Write Protect (user select)
50h	00h	Program Suspend 00 = Not Supported, 01 = Supported

Note

CFI data related to V_{CC} and time-outs may differ from actual V_{CC} and time-outs of the product. Please consult the Ordering Information tables to obtain the V_{CC} range for particular part numbers. Please consult the [AC Characteristics](#) on page 53 for typical timeout specifications.

Not Recommended for New Designs

9.8 Read-ID (READ_ID)

The READ_ID instruction provides the S25FL064P manufacturer and device information and is provided as an alternative to the Release from Deep Power-Down and Read Electronic Signature (RES), and the JEDEC Read Identification (RDID) commands.

The instruction is initiated by driving the CS# pin low and shifting in (via the SI input pin) the instruction code “90h” followed by a 24-bit address (which is either 00000h or 00001h). Following this, the Manufacturer ID and the Device ID are shifted out on the SO output pin starting after the falling edge of the SCK serial clock input signal. If the 24-bit address is set to 000000h, the Manufacturer ID is read out first followed by the Device ID. If the 24-bit address is set to 000001h, then the Device ID is read out first followed by the Manufacturer ID. The Manufacturer ID and the Device ID are always shifted out on the SO output pin with the MSB first, as shown in Figure 10-14. Once the device is in Read-ID mode, the Manufacturer ID and Device ID output data toggles between address 000000H and 000001H until terminated by a low to high transition on the CS# input pin. The maximum clock frequency for the Read-ID (90h) command is at 104 MHz (FAST_READ). The Manufacturer ID & Device ID is output continuously until terminated by a low to high transition on CS# chip select input pin.

Figure 9.10 Read-ID (RDID) Command Timing Diagram




Table 9.7 READ_ID Data-Out Sequence


	Address	Uniform
Manufacturer Identification	00000h	01h
Device Identification	00001h	16h

9.9 Write Enable (WREN)

The Write Enable (WREN) command (see Figure 9.11) sets the Write Enable Latch (WEL) bit to a 1, which enables the device to accept a Write Status Register, program, or erase command. The WEL bit must be set prior to every Page Program (PP), Quad Page Program (QPP), Parameter Sector Erase (P4E, P8E), Erase (SE or BE), Write Registers (WRR) and OTP Program (OTPP) command.

The host system must first drive CS# low, write the WREN command, and then drive CS# high.

Figure 9.11 Write Enable (WREN) Command Sequence




9.10 Write Disable (WRDI)

The Write Disable (WRDI) command (see Figure 9.12) resets the Write Enable Latch (WEL) bit to a 0, which disables the device from accepting a Page Program (PP), Quad Page Program (QPP), Parameter Sector Erase (P4E, P8E), Erase (SE, BE), Write Registers (WRR) and OTP Program (OTPP) command. The host system must first drive CS# low, write the WRDI command, and then drive CS# high.

Any of following conditions resets the WEL bit:

- Power-up
- Write Disable (WRDI) command completion
- Write Registers (WRR) command completion
- Page Program (PP) command completion
- Quad Page Program (QPP) completion
- Parameter Sector Erase (P4E, P8E) completion
- Sector Erase (SE) command completion
- Bulk Erase (BE) command completion
- OTP Program (OTPP) completion

Figure 9.12 Write Disable (WRDI) Command Sequence



Not Recommended for New Designs


9.11 Read Status Register (RDSR)

The Read Status Register (RDSR) command outputs the state of the Status Register bits. Table 9.8 shows the status register bits and their functions. The RDSR command may be written at any time, even while a program, erase, or Write Registers operation is in progress. The host system should check the Write In Progress (WIP) bit before sending a new command to the device if an operation is already in progress. Figure 9.13 shows the RDSR command sequence, which also shows that it is possible to read the Status Register continuously until CS# is driven high. The maximum clock frequency for the RDSR command is 104 MHz.

Table 9.8 S25FL064P Status Register

Bit	Status Register Bit	Bit Function	Description
7	SRWD	Status Register Write Disable	1 = Protects when W#/ACC is low 0 = No protection, even when W#/ACC is low
6	P_ERR	Programming Error Occurred	0 = No Error 1 = Error occurred
5	E_ERR	Erase Error Occurred	0 = No Error 1 = Error occurred
4	BP2	Block Protect	Protects selected Block from Program or Erase
3	BP1		
2	BP0		
1	WEL	Write Enable Latch	1 = Device accepts Write Registers, program or erase commands 0 = Ignores Write Registers, program or erase commands
0	WIP	Write in Progress	1 = Device Busy a Write Registers, program or erase operation is in progress 0 = Ready. Device is in standby mode and can accept commands.

Figure 9.13 Read Status Register (RDSR) Command Sequence



The following describes the status and control bits of the Status Register.

Write In Progress (WIP) bit: Indicates whether the device is busy performing a Write Registers, program, or erase operation. This bit is read-only, and is controlled internally by the device. If WIP is 1, one of these operations is in progress; if WIP is 0, no such operation is in progress. This bit is a Read-only bit.

Write Enable Latch (WEL) bit: Determines whether the device will accept and execute a Write Registers, program, or erase command. When set to 1, the device accepts these commands; when set to 0, the device rejects the commands. This bit is set to 1 by writing the WREN command, and set to 0 by the WRDI command, and is also automatically reset to 0 after the completion of a Write Registers, program, or erase operation, and after a power down/power up sequence. WEL cannot be directly set by the WRR command.

Block Protect (BP2, BP1, BP0) bits: Define the portion of the memory area that will be protected against any changes to the stored data. The Block Protection (BP2, BP1, BP0) bits are either volatile or non-volatile, depending on the state of the non-volatile bit BPNV in the Configuration register. The Block Protection (BP2, BP1, BP0) bits are written with the Write Registers (WRR) instruction. When one or more of the Block Protect (BP2, BP1, BP0) bits is set to 1's, the relevant memory area is protected against Page Program (PP), Parameter Sector Erase (P4E, P8E), Sector Erase (SE), Quad Page Programming (QPP) and Bulk Erase (BE) instructions. If the Hardware Protected mode is enabled, BP2:BP0 cannot be changed.

The Bulk Erase (BE) instruction can be executed only when the Block Protection (BP2, BP1, BP0) bits are set to 0's.

The default condition of the BP2-0 bits is binary 000 (all 0's).

Erase Error bit (E_ERR): The Erase Error Bit is used as a Erase operation success and failure check. When the Erase Error bit is set to a "1", it indicates that there was an error which occurred in the last erase operation. With the Erase Error bit set to a "1", this bit is reset with the Clear Status Register (CLSR) command.

Program Error bit (P_ERR): The Program Error Bit is used as a Program operation success and failure check. When the Program Error bit is set to a "1", it indicates that there was an error which occurred in the last program operation. With the Program Error bit set to a "1", this bit is reset with the Clear Status Register (CLSR) command.


Status Register Write Disable (SRWD) bit: Provides data protection when used together with the Write Protect (W#/ACC) signal. The Status Register Write Disable (SRWD) bit is operated in conjunction with the Write Protect (W#/ACC) input pin. The Status Register Write Disable (SRWD) bit and the Write Protect (W#/ACC) signal allow the device to be put in the Hardware Protected mode. With the Status Register Write Disable (SRWD) bit set to a "1" and the W#/ACC driven to the logic low state, the device enters the Hardware Protected mode; the non-volatile bits of the Status Register (SRWD, BP2, BP1, BP0) and the nonvolatile bits of the Configuration Register (TBPARM, TBPROT, BPNV and QUAD) become read-only bits and the Write Registers (WRR) instruction opcode is no longer accepted for execution.

Note that the P_ERR and E_ERR bits will not be set to a 1 if the application writes to a protected memory area.

9.12 Read Configuration Register (RCR)

The Read Configuration Register (RCR) instruction opcode allows the Configuration Register contents to be read out of the SO serial output pin. The Configuration Register contents may be read at any time, even while a program, erase, or write cycle is in progress. When one of these cycles is in progress, it is recommended to the user to check the Write In Progress (WIP) bit of the Status Register before issuing a new instruction opcode to the device. The Configuration Register originally shows 00h when the device is first shipped from the factory to the customer. (Refer to [Section 7.8 on page 12](#) for more details).

Figure 9.14 Read Configuration Register (RCR) Instruction Sequence



9.13 Write Registers (WRR)

The Write Registers (WRR) command allows changing the bits in the Status and Configuration Registers. A Write Enable (WREN) command, which itself sets the Write Enable Latch (WEL) in the Status Register, is required prior to writing the WRR command. [Table 9.8](#) shows the status register bits and their functions.

The host system must drive CS# low, then write the WRR command and the appropriate data byte on SI [Figure 9.15](#).

The WRR command cannot change the state of the Write Enable Latch (bit 1). The WREN command must be used for that purpose.


The Status Register consists of one data byte in length; similarly, the Configuration Register is also one data byte in length. The CS# pin must be driven to the logic low state during the entire duration of the sequence.

The WRR command also controls the value of the Status Register Write Disable (SRWD) bit. The SRWD bit and W#/ACC pin together place the device in the Hardware Protected Mode (HPM). The device ignores all WRR commands once it enters the Hardware Protected Mode (HPM). [Table 9.9](#) shows that W#/ACC must be driven low and the SRWD bit must be 1 for this to occur.

The Write Registers (WRR) instruction has no effect on the P/E Error and the WIP bits of the Status & Configuration Registers. Any bit reserved for the future is always read as a 0

The CS# chip select input pin must be driven to the logic high state after the eighth (see [Figure 9.15](#)) or sixteenth (see [Figure 9.16](#)) bit of data has been latched in. If not, the Write Registers (WRR) instruction is not executed. If CS# is driven high after the eighth cycle then only the Status Register is written to; otherwise, after the sixteenth cycle both the Status and Configuration Registers are written to. As soon as the CS# chip select input pin is driven to the logic high state, the self-timed Write Registers cycle is initiated. While the Write Registers cycle is in progress, the Status Register may still be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is a 1 during the self-timed Write Registers cycle, and is a 0 when it is completed. When the Write Registers cycle is completed, the Write Enable Latch (WEL) is set to a 0. The WRR command can operate at a maximum clock frequency of 104 MHz.

Figure 9.15 Write Registers (WRR) Instruction Sequence – 8 data bits



Not Recommended for New Designs

Figure 9.16 Write Registers (WRR) Instruction Sequence – 16 data bits




Table 9.9 Protection Modes

W#/ACC	SRWD Bit	Mode	Write Protection of Registers	Memory Content	
				Protected Area	Unprotected Area
1	1	Software Protected (SPM)	Status & Configuration Registers are Writable (if WREN instruction has set the WEL bit). The values in the SRWD, BP2, BP1, & BP0 bits & those in the Configuration Register can be changed	Protected against Page Program, Parameter Sector Erase, Sector Erase, and Bulk Erase	Ready to accept Page Program, Parameter Sector Erase, & Sector Erase instructions
1	0				
0	0	Hardware Protected (HPM)	Status & Configuration Registers are Hardware Write Protected. The values in the SRWD, BP2, BP1, & BP0 bits & those in the Configuration Register cannot be changed	Protected against Page Program, Parameter Sector Erase, Sector Erase, and Bulk Erase	Ready to accept Page Program, Parameter Sector Erase, Sector Erase instructions
0	1				

Note

As defined by the values in the Block Protect (BP2, BP1, BP0) bits of the Status Register, as shown in Table 7.3 on page 14.

Table 9.9 shows that neither W#/ACC or SRWD bit by themselves can enable HPM. The device can enter HPM either by setting the SRWD bit after driving W#/ACC low, or by driving W#/ACC low after setting the SRWD bit. However, the device disables HPM only when W#/ACC is driven high.

Note that HPM only protects against changes to the status register. Since BP2:BP0 cannot be changed in HPM, the size of the protected area of the memory array cannot be changed. Note that HPM provides no protection to the memory array area outside that specified by BP2:BP0 (Software Protected Mode, or SPM).

If W#/ACC is permanently tied high, HPM can never be activated, and only the SPM (BP2:BP0 bits of the Status Register) can be used.

The Status and Configuration registers originally default to 00h, when the device is first shipped from the factory to the customer.

Note: HPM is disabled when the Quad I/O Mode is enabled (Quad bit = 1 in the Configuration Register). W# becomes IO2; therefore, HPM cannot be utilized.

9.14 Page Program (PP)

The Page Program (PP) command changes specified bytes in the memory array (from 1 to 0 only). A WREN command is required prior to writing the PP command.


The host system must drive CS# low, and then write the PP command, three address bytes, and at least one data byte on SI. If the 8 least significant address bits (A7-A0) are not all zero, all transmitted data that goes beyond the end of the currently selected page are programmed from the starting address of the same page (from the address whose 8 least significant bits are all zero). CS# must be driven low for the entire duration of the PP sequence. The command sequence is shown in [Figure 9.17](#) and [Table 9.1](#) on page 18.

The device programs only the last 256 data bytes sent to the device. If the 8 least significant address bits (A7-A0) are not all zero, all transmitted data that goes beyond the end of the currently selected page are programmed from the starting address of the same page (from the address whose 8 least significant bits are all zero). If fewer than 256 data bytes are sent to device, they are correctly programmed at the requested addresses without having any effect on the other bytes in the same page.

The host system must drive CS# high after the device has latched the 8th bit of the data byte, otherwise the device does not execute the PP command. The PP operation begins as soon as CS# is driven high. The device internally controls the timing of the operation, which requires a period of t_{PP} . The Status Register may be read to check the value of the Write In Progress (WIP) bit while the PP operation is in progress. The WIP bit is 1 during the PP operation, and is 0 when the operation is completed. The device internally resets the Write Enable Latch to 0 before the operation completes (the exact timing is not specified).

The device does not execute a Page Program (PP) command that specifies a page that is protected by the Block Protect bits (BP2:BP0) (see [Table 7.3](#) on page 14).

Figure 9.17 Page Program (PP) Command Sequence




Not Recommended for New Designs

9.15 QUAD Page Program (QPP)

The Quad Page Program instruction is similar to the Page Program instruction, except that the Quad Page Program (QPP) instruction allows up to 256 bytes of data to be programmed at previously erased (FFh) memory locations using four pins: IO0 (SI), IO1 (SO), IO2 (W#/ACC), and IO3 (HOLD#), instead of just one pin (SI) as in the case of the Page Program (PP) instruction. This effectively increases the data transfer rate by up to four times, as compared to the Page Program (PP) instruction. The QPP feature can improve performance for PROM Programmer and applications that have slow clock speeds < 5 MHz. Systems with faster clock speed will not realize much benefit for the QPP instruction since the inherent page program time is much greater than the time it take to clock-in the data.

To use QPP, the Quad Enable Bit in the Configuration Register must be set (QUAD = 1). A Write Enable instruction must be executed before the device will accept the Quad Page Program instruction (Status Register-1, WEL = 1). The instruction is initiated by driving the CS# pin low then shifting the instruction code "32h" followed by a 24 bit address (A23-A0) and at least one data byte, into the IO pins. The CS# pin must be held low for the entire length of the instruction while data is being sent to the device. All other functions of Quad Input Page Program are identical to standard Page Program. The QPP instruction sequence is shown below.

Figure 9.18 QUAD Page Program Instruction Sequence



Not Recommended for New Designs

9.16 Parameter Sector Erase (P4E, P8E)

The Parameter Sector Erase (P4E, P8E) command sets all bits at all addresses within a specified sector to a logic 1 (FFh). A WREN command is required prior to writing the Parameter Sector Erase commands.

The host system must drive CS# low, and then write the P4E or P8E command, plus three address bytes on SI. Any address within the sector (see Table 8.1 on page 16 and Table 8.2 on page 17) is a valid address for the P4E or P8E command. CS# must be driven low for the entire duration of the P4E/P8E sequence. The command sequence is shown in Figure 9.19 and Table 9.1 on page 18.


The host system must drive CS# high after the device has latched the 24th bit of the P4E/P8E address, otherwise the device does not execute the command. The parameter sector erase operation begins as soon as CS# is driven high. The device internally controls the timing of the operation, which requires a period of t_{SE} . The Status Register may be read to check the value of the Write In Progress (WIP) bit while the parameter sector erase operation is in progress. The WIP bit is 1 during the P4E/P8E operation, and is 0 when the operation is completed. The device internally resets the Write Enable Latch to 0 before the operation completes (the exact timing is not specified).

A Parameter Sector Erase (P4E, P8E) instruction applied to a sector that has been Write Protected through the Block Protect Bits will not be executed.

The Parameter Sector Erase Command (P4E, P8E) consists of an 8-bit instruction and a 24-bit address. The Parameter sector is identified by the upper address bits (A23-A12). Any address within the Parameter sector can be used in the Parameter Sector Erase Commands. If the address is not a valid 4 kB Parameter sector address, the Parameter Sector Erase Command will be ignored, and the sector will not be erased.

The P8E Parameter Sector Erase Command erases two sequential 4 kB Parameter sectors. The Parameter sector address LSB (A12) is disregarded so that the two Parameter sectors in the selected address space can be erased. If the sector address (A23-A12) of Parameter sector n is an even number, Parameter sectors n and n+1 will be erased. If the sector address (A23-A12) of Parameter sector n is an odd number, Parameter sectors n and n-1 will be erased.

Figure 9.19 Parameter Sector Erase (P4E, P8E) Instruction Sequence



9.17 Sector Erase (SE)

The Sector Erase (SE) command sets all bits at all addresses within a specified sector to a logic 1. A WREN command is required prior to writing the SE command.


The host system must drive CS# low, and then write the SE command plus three address bytes on SI. Any address within the sector (see Table 7.3 on page 14) is a valid address for the SE command. CS# must be driven low for the entire duration of the SE sequence. The command sequence is shown in Figure 9.20 and Table 9.1 on page 18.

The host system must drive CS# high after the device has latched the 24th bit of the SE address, otherwise the device does not execute the command. The SE operation begins as soon as CS# is driven high. The device internally controls the timing of the operation, which requires a period of t_{SE} . The Status Register may be read to check the value of the Write In Progress (WIP) bit while the SE operation is in progress. The WIP bit is 1 during the SE operation, and is 0 when the operation is completed. The device internally resets the Write Enable Latch to 0 before the operation completes (the exact timing is not specified).

The device only executes a SE command for those sectors which are not protected by the Block Protect bits (BP2:BP0) (see Table 7.3 on page 14). Otherwise, the device ignores the command.

A 64 kB sector erase (D8h) command issued on 4 kB or 8 kB erase sectors will erase all sectors in the specified 64 kB region. However, please note that a 4 kB sector erase (20h) or 8 kB sector erase (40h) command will not work on a 64 kB sector.

Figure 9.20 Sector Erase (SE) Command Sequence




9.18 Bulk Erase (BE)

The Bulk Erase (BE) command sets all the bits within the entire memory array to logic 1s. A WREN command is required prior to writing the BE command.

The host system must drive CS# low, and then write the BE command on SI. CS# must be driven low for the entire duration of the BE sequence. The command sequence is shown in [Figure 9.21](#) and [Table 9.1 on page 18](#).

The host system must drive CS# high after the device has latched the 8th bit of the CE command, otherwise the device does not execute the command. The BE operation begins as soon as CS# is driven high. The device internally controls the timing of the operation, which requires a period of t_{BE} . The Status Register may be read to check the value of the Write In Progress (WIP) bit while the BE operation is in progress. The WIP bit is 1 during the BE operation, and is 0 when the operation is completed. The device internally resets the Write Enable Latch to 0 before the operation completes (the exact timing is not specified).

The device only executes a BE command if all Block Protect bits (BP2:BP0) are 0 (see [Table 7.3 on page 14](#)). Otherwise, the device ignores the command.



9.19 Deep Power-Down (DP)

The Deep Power-Down (DP) command provides the lowest power consumption mode of the device. It is intended for periods when the device is not in active use, and ignores all commands except for the Release from Deep Power-Down (RES) command. *The DP mode therefore provides the maximum data protection against unintended write operations.* The standard standby mode, which the device goes into automatically when CS# is high (and all operations in progress are complete), should generally be used for the lowest power consumption when the quickest return to device activity is required.


The host system must drive CS# low, and then write the DP command on SI. CS# must be driven low for the entire duration of the DP sequence. The command sequence is shown in [Figure 9.22](#) and [Table 9.1 on page 18](#).

The host system must drive CS# high after the device has latched the 8th bit of the DP command, otherwise the device does not execute the command. After a delay of t_{DP} , the device enters the DP mode and current reduces from I_{SB} to I_{DP} (see [Table 16.1 on page 51](#)).

Once the device has entered the DP mode, all commands are ignored except the RES command (which releases the device from the DP mode). The RES command also provides the Electronic Signature of the device to be output on SO, if desired (see [Section 9.20 and 9.20.1](#)).

DP mode automatically terminates when power is removed, and the device always powers up in the standard standby mode. The device rejects any DP command issued while it is executing a program, erase, or Write Registers operation, and continues the operation uninterrupted.

Figure 9.22 Deep Power-Down (DP) Command Sequence



9.20 Release from Deep Power-Down (RES)


The device requires the Release from Deep Power-Down (RES) command to exit the Deep Power-Down mode. When the device is in the Deep Power-Down mode, all commands except RES are ignored.

The host system must drive CS# low and write the RES command to SI. CS# must be driven low for the entire duration of the sequence. The command sequence is shown in Figure 9.23 and Table 9.1 on page 18.

The host system must drive CS# high $t_{RES(max)}$ after the 8-bit RES command byte. The device transitions from DP mode to the standby mode after a delay of t_{RES} (see Figure 18.1). In the standby mode, the device can execute any read or write command.

Note: The RES command does not reset the Write Enable Latch (WEL) bit.

Figure 9.23 Release from Deep Power-Down (RES) Command Sequence



9.20.1 Release from Deep Power-Down and Read Electronic Signature (RES)


The device features an 8-bit Electronic Signature, which can be read using the RES command. See [Figure 9.24](#) and [Table 9.1 on page 18](#) for the command sequence and signature value. The Electronic Signature is not to be confused with the identification data obtained using the RDID command. The device offers the Electronic Signature so that it can be used with previous devices that offered it; however, the Electronic Signature should not be used for new designs, which should read the RDID data instead.

After the host system drives CS# low, it must write the RES command followed by 3 dummy bytes to SI (each bit is latched on SI during the rising edge of SCK). The Electronic Signature is then output on SO; each bit is shifted out on the falling edge of SCK. The RES operation is terminated by driving CS# high after the Electronic Signature is read at least once. Additional clock cycles on SCK with CS# low cause the device to output the Electronic Signature repeatedly.

When CS# is driven high, the device transitions from DP mode to the standby mode after a delay of t_{RES} , as previously described. The RES command always provides access to the Electronic Signature of the device and can be applied even if DP mode has not been entered.

Any RES command issued while an erase, program, or Write Registers operation is in progress not executed, and the operation continues uninterrupted.


Figure 9.24 Release from Deep Power-Down and RES Command Sequence



9.21 Clear Status Register (CLSR)

The Clear Status Register command resets bit SR5 (Erase Fail Flag) and bit SR6 (Program Fail Flag). It is not necessary to set the WEL bit before the Clear SR Fail Flags command is executed. The WEL bit will be unchanged after this command is executed.

Figure 9.25 Clear Status Register (CLSR) Instruction Sequence




9.22 OTP Program (OTPP)

The OTP Program command programs data in the OTP region, which is in a different address space from the main array data. Refer to, “*OTP Regions*” for details on the OTP region. The protocol of the OTP Program command is the same as the Page Program command, except that the OTP Program command requires exactly one byte of data; otherwise, the command will be ignored. To program the OTP in bit granularity, the rest of the bits within the data byte can be set to “1”.

The OTP memory space can be programmed one or more times, provided that the OTP memory space is not locked (as described in “Locking OTP Regions”). Subsequent OTP programming can be performed only on the unprogrammed bits (that is, “1” data).

Note: The Write Enable (WREN) command must precede the OTP command before programming of the OTP can occur.


Figure 9.26 OTP Program Instruction Sequence



9.23 Read OTP Data Bytes (OTPR)

The Read OTP Data Bytes command reads data from the OTP region. Refer to “*OTP Regions*” for details on the OTP region. The protocol of the Read OTP Data Bytes command is the same as the Fast Read Data Bytes command except that it will not wrap to the starting address after the OTP address is at its maximum; instead, the data will be indeterminate.

Figure 9.27 Read OTP Instruction Sequence



Not Recommended for New Designs

10. OTP Regions

The OTP Regions are separately addressable from the main array and consists of two 8-byte (ESN), thirty 16-byte, and one 10-byte regions that can be individually locked.

- The two 8-byte ESN region is a special order part (please contact your local Cypress sales representative for further details). The two 8-byte regions enable permanent part identification through an Electronic Serial Number (ESN). The customer can utilize the ESN to pair a flash device with the system CPU/ASIC to prevent system cloning. The Cypress factory programs and locks the lower 8-byte ESN with a 64-bit randomly generated, unique number. The upper 8-byte ESN is left blank for customer use or, if special ordered, Cypress can program (and lock) in a unique customer ID.

	Lock Register ESN1 (Bit 0)	Lock Register ESN2 (Bit 1)	ESN1 Region Contains	ESN2 Region Contains
Standard part	1h	1h	FFh	FFh
Special order part	0h	1h/0h	Unique random pattern	Factory/Customer programmed pattern

- The thirty 16-byte and one 10-byte OTP regions are open for the customer usage.
- The thirty 16-byte, one 10-byte, and upper 8-byte ESN OTP regions can be individually locked by the end user. Once locked, the data cannot be changed. The locking process is permanent and cannot be undone.

The following general conditions should be noted with respect to the OTP Regions:

- On power-up, or following a hardware reset, or at the end of an OTPP or an OTPR command, the device reverts to sending commands to the normal address space.
- Reads or Programs outside of the OTP Regions will be ignored
- The OTP Region is not accessible when the device is executing an Embedded Program or Embedded Erase algorithm.
- The ACC function is not available when accessing the OTP Regions.
- The thirty 16-byte and one 10-byte OTP regions are left open for customer usage, but special care of the OTP locking must be maintained, or else a malevolent user can permanently lock the OTP regions. This is not a concern, if the OTP regions are not used.

10.1 Programming OTP Address Space

The protocol of the OTP Program command (42h) is the same as the Page Program command. Refer to [Table 9.1](#) for the command description and protocol. The OTP Program command can be issued multiple times to any given OTP address, but this address space can never be erased. After a given OTP region is programmed, it can be locked to prevent further programming with the OTP lock registers (refer to [Section 10.3](#)). The valid address range for OTP Program is depicted in the figure below. OTP Program operations outside the valid OTP address range will be ignored.


10.2 Reading OTP Data

The protocol of the OTP Read command (4Bh) is the same as that of the Fast Read command. Refer to [Table 9.1](#) for the command description and protocol. The valid address range for OTP Reads is depicted in the figure below. OTP Read operations outside the valid OTP address range will yield indeterminate data.

10.3 Locking OTP Regions

In order to permanently lock the ESN and OTP regions, individual bits at the specified addresses can be set to 0 to lock specific regions of OTP memory, as highlighted in [Figures 10.1](#) and [10.2](#).

Figure 10.1 OTP Memory Map - Part 1



Notes

1. Bit 0 at address 0x100h locks ESN1 region.
2. Bit 1 at address 0x100h locks ESN2 region.
3. Bits 2-7 ("X") are NOT programmable and will be ignored.

Not Recommended for New Designs

Figure 10.2 OTP Memory Map - Part 2

ADDRESS	OTP REGION
0x2FFh ⋮ 0x2F6h 0x2F5h	10 bytes (OTP31)
⋮ 0x2E6h 0x2E5	16 bytes (OTP30)
⋮ 0x2D6h 0x2D5h	16 bytes (OTP29)
⋮ 0x2C6h 0x2C5h	16 bytes (OTP28)
⋮ 0x2B6h 0x2B5h	16 bytes (OTP27)
⋮ 0x2A6h 0x2A5h	16 bytes (OTP26)
⋮ 0x296h 0x295h	16 bytes (OTP25)
⋮ 0x286h 0x285h	16 bytes (OTP24)
⋮ 0x276h 0x275h	16 bytes (OTP23)
⋮ 0x266h 0x265h	16 bytes (OTP22)
⋮ 0x256h 0x255h	16 bytes (OTP21)
⋮ 0x246h 0x245h	16 bytes (OTP20)
⋮ 0x236h 0x235h	16 bytes (OTP19)
⋮ 0x226h 0x225h	16 bytes (OTP18)
⋮ 0x216h 0x215h 0x214h	16 bytes (OTP17)

Address	Bit	Locks Region...
0x214h	0	OTP17
	1	OTP18
	2	OTP19
	3	OTP20
	4	OTP21
	5	OTP22
	6	OTP23
	7	OTP24
0x215h	0	OTP25
	1	OTP26
	2	OTP27
	3	OTP28
	4	OTP29
	5	OTP30
	6	OTP31
7	Reserved	

X	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0

Note

1. Bit 7 ("X") at address 0x215h is NOT programmable and will be ignored.

Not Recommended for New Designs

11. Power-up and Power-down

During power-up and power-down, certain conditions must be observed. CS# must follow the voltage applied on V_{CC} , and must not be driven low to select the device until V_{CC} reaches the allowable values as follows (see Figure 11.1 and Table 11.1 on page 49):

- At power-up, V_{CC} (min.) plus a period of t_{PU}
- At power-down, GND

A pull-up resistor on Chip Select (CS#) typically meets proper power-up and power-down requirements.

No Read, Write Registers, program, or erase command should be sent to the device until V_{CC} rises to the V_{CC} min., plus a delay of t_{PU} . At power-up, the device is in standby mode (not Deep Power-Down mode) and the WEL bit is reset (0).

Each device in the host system should have the V_{CC} rail decoupled by a suitable capacitor close to the package pins (this capacitor is generally of the order of 0.1 μF), as a precaution to stabilizing the V_{CC} feed.

When V_{CC} drops from the operating voltage to below the minimum V_{CC} threshold at power-down, all operations are disabled and the device does not respond to any commands. Note that data corruption may result if a power-down occurs while a Write Registers, program, or erase operation is in progress.

Figure 11.1 Power-Up Timing Diagram




Figure 11.2 Power-down and Voltage Drop




Table 11.1 Power-Up / Power-Down Voltage and Timing

Symbol	Parameter	Min	Max	Unit
$V_{CC(min)}$	V_{CC} (minimum operation voltage)	2.7		V
$V_{CC(cut-off)}$	V_{CC} (Cut off where re-initialization is needed)	2.4		V
$V_{CC(low)}$	V_{CC} (Low voltage for initialization to occur at read/standby) V_{CC} (Low voltage for initialization to occur at embedded)	0.2 2.3		V
t_{PU}	$V_{CC(min.)}$ to device operation		300	μs
T_{PD}	V_{CC} (low duration time)	1.0		μs


12. Initial Delivery State

The device is delivered with the memory array erased i.e. all bits are set to 1 (FFh) upon initial factory shipment. The Status Register and Configuration Register contains 00h (all bits are set to 0).

13. Program Acceleration via W#/ACC Pin

The program acceleration function requires applying V_{HH} to the W#/ACC input, and then waiting a period of t_{WC} . Minimum t_{VHH} rise and fall times is required for W#/ACC to change to V_{HH} from V_{IL} or V_{IH} . Removing V_{HH} from the W#/ACC pin returns the device to normal operation after a period of t_{WC} .

Figure 13.1 ACC Program Acceleration Timing Requirements



Note

Only Read Status Register (RDSR) and Page Program (PP) operation are allow when ACC is at (V_{HH}).
The W#/ACC pin is disabled during Quad I/O mode.

Table 13.1 ACC Program Acceleration Specifications

Symbol	Parameter	Min.	Max	Unit
V_{HH}	A_{CC} Pin Voltage High	8.5	9.5	V
t_{VHH}	A_{CC} Voltage Rise and Fall time	2.2		μs
t_{WC}	ACC at V_{HH} and V_{IL} or V_{IH} to First command	5		μs

14. Electrical Specifications

14.1 Absolute Maximum Ratings

Description	Rating
Ambient Storage Temperature	-65°C to +150°C
Voltage with Respect to Ground: All Inputs and I/Os	-0.5V to $V_{CC}+0.5V$
Output Short Circuit Current (Note 2)	200 mA

Notes

1. Minimum DC voltage on input or I/Os is -0.5V. During voltage transitions, inputs or I/Os may undershoot GND to -2.0V for periods of up to 20 ns. See Figure 14.1. Maximum DC voltage on input or I/Os is $V_{CC} + 0.5V$. During voltage transitions inputs or I/Os may overshoot to $V_{CC} + 2.0V$ for periods up to 20 ns. See Figure 14.2.
2. No more than one output may be shorted to ground at a time. Duration of the short circuit should not be greater than one second.
3. Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this data sheet is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.

Figure 14.1 Maximum Negative Overshoot Waveform





Figure 14.2 Maximum Positive Overshoot Waveform



15. Operating Ranges

Table 15.1 Operating Ranges

Description		Rating
Ambient Operating Temperature (T_A)	Industrial	-40°C to +85°C
	Automotive In-Cabin	-40°C to +105°C
Positive Power Supply	Voltage Range	2.7V to 3.6V

Note

Operating ranges define those limits between which functionality of the device is guaranteed.

Not Recommended for New Designs

16. DC Characteristics

This section summarizes the DC Characteristics of the device. Designers should check that the operating conditions in their circuit match the measurement conditions specified in the Test Specifications in [Table 17.1 on page 52](#), when relying on the quoted parameters.

Table 16.1 DC Characteristics (CMOS Compatible)

Symbol	Parameter	Test Conditions	Limits			Unit
			Min.	Typ*	Max	
V _{CC}	Supply Voltage		2.7		3.6	V
V _{HH}	ACC Program Acceleration Voltage	V _{CC} = 2.7V to 3.6V	8.5		9.5	V
V _{IL}	Input Low Voltage		-0.3		0.3 x V _{CC}	V
V _{IH}	Input High Voltage		0.7 x V _{CC}		V _{CC} +0.5	V
V _{OL}	Output Low Voltage	I _{OL} = 1.6 mA, V _{CC} = V _{CC} min.			0.4	V
V _{OH}	Output High Voltage	I _{OH} = -0.1 mA	V _{CC} -0.6			V
I _{LI}	Input Leakage Current	V _{CC} = V _{CC} Max, V _{IN} = V _{CC} or GND			±2	µA
I _{LO}	Output Leakage Current	V _{CC} = V _{CC} Max, V _{IN} = V _{CC} or GND			±2	µA
I _{CC1}	Active Power Supply Current - READ (SO = Open)	At 80 MHz (Dual or Quad)			38	mA
		At 104 MHz (Serial)			26	
		At 40 MHz (Serial)			15	
I _{CC2}	Active Power Supply Current (Page Program)	CS# = V _{CC}			26	mA
I _{CC3}	Active Power Supply Current (WRR)	CS# = V _{CC}			15	mA
I _{CC4}	Active Power Supply Current (SE)	CS# = V _{CC}			26	mA
I _{CC5}	Active Power Supply Current (BE)	CS# = V _{CC}			26	mA
I _{SB1}	Standby Current	CS# = V _{CC} ; V _{IN} = GND or V _{CC}		80	200	µA
I _{PD}	Deep Power-down Current	CS# = V _{CC} ; V _{IN} = GND or V _{CC}		3	10	µA

*Typical values are at T_{AI} = 25°C and V_{CC} = 3V

17. Test Conditions

Figure 17.1 AC Measurements I/O Waveform




Table 17.1 Test Specifications

Symbol	Parameter	Min	Max	Unit
C _L	Load Capacitance	30		pF
	Input Rise and Fall Times		5	ns
	Input Pulse Voltage	0.2 V _{CC} to 0.8 V _{CC}		V
	Input Timing Reference Voltage	0.3 V _{CC} to 0.7 V _{CC}		V
	Output Timing Reference Voltage	0.5 V _{CC}		V

18. AC Characteristics

Figure 18.1 AC Characteristics

Symbol (Notes)	Parameter (Notes)	Min. (Notes)	Typ (Notes)	Max (Notes)	Unit
f _R	SCK Clock Frequency for READ command	DC		40	MHz
	SCK Clock Frequency for RDID command	DC		50	
f _C	SCK Clock Frequency for all others: FAST_READ, PP, QPP, P4E, P8E, SE, BE, DP, RES, WREN, WRDI, RDSR, WRR, READ_ID	DC		104 (serial) 80 (dual/quad)	MHz
t _{WH} , t _{CH} (5)	Clock High Time	4.5			ns
t _{WL} , t _{CL} (5)	Clock Low Time	4.5			ns
t _{CRT} , t _{CLCH}	Clock Rise Time (slew rate)	0.1			V/ns
t _{CFT} , t _{CHCL}	Clock Fall Time (slew rate)	0.1			V/ns
t _{CS}	CS# High Time (Read Instructions)	10			ns
	CS# High Time (Program/Erase)	50			
t _{CSS}	CS# Active Setup Time (relative to SCK)	3			ns
t _{CSH}	CS# Active Hold Time (relative to SCK)	3			ns
t _{SU:DAT}	Data in Setup Time	3			ns
t _{HD:DAT}	Data in Hold Time	2			ns
t _v	Clock Low to Output Valid	0		8 (Serial)Δ 9.5 (Dual/Quad)Δ 6.5 (Serial)∞ 8 (Dual/Quad)∞ 7 (Dual/Quad)Ω	ns
t _{HO}	Output Hold Time	2			ns
t _{DIS}	Output Disable Time			8	ns
t _{HLCH}	HOLD# Active Setup Time (relative to SCK)	3			ns
t _{CHHH}	HOLD# Active Hold Time (relative to SCK)	3			ns
t _{HHCH}	HOLD# Non Active Setup Time (relative to SCK)	3			ns
t _{CHHL}	HOLD# Non Active Hold Time (relative to SCK)	3			ns
t _{HZ}	HOLD# enable to Output Invalid			8	ns
t _{LZ}	HOLD# disable to Output Valid			8	ns
t _{WPS}	W#/ACC Setup Time (4)	20			ns
t _{WPH}	W#/ACC Hold Time (4)	100			ns
t _W	WRR Cycle Time			100	ms
t _{PP}	Page Programming (1)(2)		1.5	3	ms
t _{EP}	Page Programming (ACC = 9V) (1)(2)(3)		1.2	2.4	ms
t _{SE}	Sector Erase Time (64 kB) (1)(2)		0.5	2	sec
t _{PE}	Parameter Sector Erase Time(4 kB or 8 kB) (1)(2)		200	800	ms
t _{BE}	Bulk Erase Time (1)(2)		64	128	sec
t _{RES}	Deep Power-down to Standby Mode			30	μs
t _{DP}	Time to enter Deep Power-down Mode			10	μs
t _{VHH}	ACC Voltage Rise and Fall time	2.2			μs
t _{WC}	ACC at V _{HH} and V _{IL} or V _{IH} to first command	5			μs

Notes

1. Typical program and erase times assume the following conditions: 25°C, V_{CC} = 3.0V; 10,000 cycles; checkerboard data pattern
2. Under worst-case conditions of 85°C; V_{CC} = 2.7V; 100,000 cycles.
3. Acceleration mode (9V ACC) only in Program mode, not Erase.
4. Only applicable as a constraint for WRR instruction when SRWD is set to a 1.
5. t_{WH} + t_{WL} must be less than or equal to 1/f_C.

Not Recommended for New Designs

- 6. Δ Full V_{CC} range (2.7 – 3.6V) & $CL = 30$ pF
- 7. ∞ Regulated V_{CC} range (3.0 – 3.6V) and $CL = 30$ pF
- 8. Ω Regulated V_{CC} range (3.0 – 3.6V) and $CL = 15$ pF

18.1 Capacitance

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
C_{IN}	Input Capacitance (applies to SCK, PO7-PO0, SI, CS#)	$V_{OUT} = 0V$		9.0	12.0	pF
C_{OUT}	Output Capacitance (applies to PO7-PO0, SO)	$V_{IN} = 0V$		12.0	16.0	pF

Notes:

- 1. Sampled, not 100% tested.
- 2. Test conditions $T_A = 25^\circ C$, $f = 1.0$ MHz.
- 3. For more information on pin capacitance, please consult the IBIS models.

Figure 18.2 SPI Mode 0 (0,0) Input Timing





Figure 18.3 SPI Mode 0 (0,0) Output Timing



Not Recommended for New Designs

Figure 18.4 HOLD# Timing





Figure 18.5 Write Protect Setup and Hold Timing during WRR when SRWD = 1



Not Recommended for New Designs

19. Data Integrity

19.1 Erase Endurance

Table 19.1 Erase Endurance Industrial and Industrial Plus Temperature

Parameter	Minimum	Unit
Program/Erase cycles per main Flash array sectors	100K	PE cycle
Program/Erase cycles per PPB array or non-volatile register array (1)	100K	PE cycle

Note:

1. Each write command to a non-volatile register causes a PE cycle on the entire non-volatile register array. OTP bits and registers internally reside in a separate array that is not cycled.

19.2 Data Retention


Table 19.2 Data Retention Industrial and Industrial Plus Temperature

Parameter	Test Conditions	Minimum Time	Unit
Data Retention Time	1K Program/Erase Cycles	20	Years
	10K Program/Erase Cycles	2	Years
	100K Program/Erase Cycles	0.2	Years

Contact Cypress Sales and FAE for further information on the data integrity. An application note is available at <http://www.cypress.com/apnotes>.


20. Physical Dimensions

20.1 SO3 016 — 16-pin Wide Plastic Small Outline Package (300-mil Body Width)




Not Recommended for New Designs

20.2 WNF 008 — WSON 8-contact (6 x 8 mm) No-Lead Package




Not Recommended for New Designs

20.3 FAB024 — 24-ball Ball Grid Array (6 x 8 mm) package



Not Recommended for New Designs

20.4 FAC024 — 24-ball Ball Grid Array (6 x 8 mm) package



Not Recommended for New Designs

21. Revision History

Document History

Document Title: S25FL064P, 64-Mbit 3.0 V SPI Flash Memory Document Number: 002-00649				
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
**	–	BWHA	07/18/2008	Initial release
*A	–	BWHA	07/02/2009	Added BGA package information Added BGA package Added Automotive In-cabin information Added BGA package information Corrected Valid Combination Table Added Suggested Cross Setting Table Updated Configuration Register Table Added note for ACC function Updated Instruction Set Table Added statement for Dual Output Read command. Added statement for Dual Output Read command Updated Read Identification description Updated figure for RDID Updated CFI table for 29h and 45h Added note for P_ERR and E_ERR Updated figure for RCR Added note for HPM Updated description for P4E/P8E command Updated figure for Parameter Sector Erase Updated description for SE command Added note for RES command Updated figure for RES Updated descriptions Added ESN1 ESN2 Table Updated Power-Up / Power-Down Voltage and Timing Table Updated ICC1 and ICC3 Added Automotive In-cabin spec for fC Updated tWH, tCH and tWL, tCL Added BGA 6 x 8 mm package
*B	–	BWHA	10/05/2009	Changed all references to RDID clock rate from 40 to 50 MHz Added “5 x 5 pin configuration” to Figure 2.3 title Added 6 x 4 pin configuration BGA connection diagram Added note regarding exposed central pad on bottom of package to the WSON connection diagram Added 02 and 03 model numbers for BGA packages Added Low-Halogen material option Changed valid BGA model number combinations to 02 and 03 Changed valid BGA material option to Low-Halogen Added Automotive In-Cabin temperature valid combination for BGA packages Removed Note 1 Added FAC024 BGA package Removed 76 MHz Automotive in-cabin spec and Note 9

Not Recommended for New Designs

Document History (Continued)

Document Title: S25FL064P, 64-Mbit 3.0 V SPI Flash Memory Document Number: 002-00649				
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
*C	–	BWHA	04/05/2011	Clarified that TBPARM and TBPROT must be selected at the initial configuration of the device, before any program or erase operations In the Instruction Set table, corrected the CLSR Data Byte Cycle value from 1 to 0 Clarified proper Parameter Sector Erase command usage on different types of sectors Clarified that the device only executes a SE command for those sectors which are not protected by the Block Protection Bits Clarified that a 64 kB sector erase command will work on 4 kB and 8 kB sectors Removed incomplete statement regarding internal state machine Corrected ESN1 and ESN2 Register data on a standard part from 0h to FFh Corrected Lock Register ESN1 data on a special order part from 1h to 0h Clarified that for locking OTP regions, “setting the bit” refers to changing the value from 1 to 0 Updated S03106 package outline drawing to latest revision Updated WNF008 package outline drawing to latest revision
*D	–	BWHA	11/18/2011	Corrected tPU Modified section Added notes to table
*E	–	BWHA	09/21/2012	Changed Output Hold Time (tHO) to 2 ns (min)
*F	–	BWHA	10/30/2012	Instruction Set table: Corrected the value of RES, OTPP, and OTPR commands Protection Mode table: Added Parameter Sector Erase to Memory Content columns for clarification Updated the table reference
*G	–	BWHA	01/29/2013	Added “Typical” values column Corrected “Max” values for CIN / COUT (Input / Output Capacitance)
*H	4926108	ASPA	09/18/2015	Updated to Cypress template.
*I	5406237	NFB	08/18/2016	Added Automotive Temperature Grade related information in all instances across the document. Updated Ordering Information on page 8 : Updated Valid Combinations on page 9 : Added S25FL064P Valid Combinations — Automotive Grade / AEC-Q100 on page 9 . Updated Copyright and Disclaimer.
*J	5711159	ECAO	05/22/2017	Added watermark “Not Recommended for New Designs” across the document. Added “ This product family has been retired and is not recommended for designs. For new and current designs, S25FL064L supersedes S25FL064P. These are the factory-recommended migration paths. Please refer to the S25FL-L Family data sheets for specifications and ordering information. ” in page 1. Added Data Integrity on page 56. Updated Physical Dimensions on page 57: Updated SO3 016 — 16-pin Wide Plastic Small Outline Package (300-mil Body Width) on page 57. Updated WNF 008 — WSON 8-contact (6 x 8 mm) No-Lead Package on page 58. Updated FAB024 — 24-ball Ball Grid Array (6 x 8 mm) package on page 59. Updated FAC024 — 24-ball Ball Grid Array (6 x 8 mm) package on page 60. Updated to new template.

Not Recommended for New Designs

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

Products

ARM® Cortex® Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Internet of Things	cypress.com/iot
Memory	cypress.com/memory
Microcontrollers	cypress.com/mcu
PSoC	cypress.com/psoc
Power Management ICs	cypress.com/pmic
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless Connectivity	cypress.com/wireless

PSoC® Solutions

[PSoC 1](#) | [PSoC 3](#) | [PSoC 4](#) | [PSoC 5LP](#)

Cypress Developer Community

[Forums](#) | [WICED IOT Forums](#) | [Projects](#) | [Video](#) | [Blogs](#) | [Training](#) | [Components](#)

Technical Support

cypress.com/support

© Cypress Semiconductor Corporation, 2008-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.