

# DI CMOS Protected Analog Switches

## AD7511

### **FEATURES**

Latch-Proof Overvoltage-Proof: ±25V Low R<sub>ON</sub>: 75Ω Low Dissipation: 3mW TTL/CMOS Direct Interface Silicon-Nitride Passivated Monolithic Dielectrically-Isolated CMOS Standard 14-/16-Pin DIPs and 20-Terminal Surface Mount Packages AD7510 and AD7512 are obsolete

### **DIP FUNCTIONAL DIAGRAMS**



#### **GENERAL DESCRIPTION**

The AD7510DI, AD7511DI and AD7512DI are a family of latch proof dielectrically isolated CMOS switches featuring overvoltage protection up to  $\pm 25V$  above the power supplies. These benefits are obtained without sacrificing the low "ON" resistance (75 $\Omega$ ) or low leakage current (500pA), the main features of an analog switch.

The AD7510DI and AD7511DI consist of four independent SPST analog switches packaged in either a 16-pin DIP or a 20terminal surface mount package. They differ only in that the digital control logic is inverted. The AD7512DI has two independent SPDT switches packaged either in a 14-pin DIP or a 20-terminal surface mount package.

Very low power dissipation, overvoltage protection and TTL/ CMOS direct interfacing are achieved by combining a unique circuit design and a dielectrically isolated CMOS process. Silicon nitride passivation ensures long term stability while monolithic construction provides reliability.

The AD7510 and AD7512 are no longer available.

#### CONTROL LOGIC

- AD7510DI: Switch "ON" for Address "HIGH"
- AD7511DI: Switch "ON" for Address "LOW"
- AD7512DI: Address "HIGH" makes S1 to Out 1 and S3 to Out 2

### REV. B

#### **Document Feedback**

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

 One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

 Tel:
 617/329-4700

 Fax:
 617/326-8703

 Telex:
 924491

 Cable:
 ANALOG NORWOODMASS

### (V\_{DD} = +15V, V\_{SS} = -15V, unless otherwise noted.)

# -SPECIFICATIONS

INDUSTRIAL VERSION (K)					
PARAMETER	MODEL	VERSION	+25°C (N, P, Q)	0 to +70°C (N, P) -25°C to +85°C (Q)	TEST CONDITIONS
ANALOG SWITCH					
R <sub>ON</sub> <sup>1</sup>	All	к	75Ω typ, 100Ω max	175 $\Omega$ max	$-10V \le V_D \le +10V$
R <sub>ON</sub> vs V <sub>D</sub> (V <sub>S</sub> )	All	к	20% typ		$I_{\rm DS} = 1.0 {\rm mA}$
R <sub>ON</sub> Drift	All	к	+0.5%/°C typ		
R <sub>ON</sub> Match	All	к	1% typ		$V_{\rm D} = 0, I_{\rm DS} = 1.0 {\rm mA}$
R <sub>ON</sub> Drift Match	All	К	0.01%/°C typ		<u>در ر</u>
I <sub>D</sub> (I <sub>S</sub> ) <sub>OFF</sub> <sup>1</sup>	All	К	0.5nA typ, 5nA max	500nA max	$V_D = -10V, V_S = +10V$ and $V_D = +10V, V_S = -10V$
I <sub>D</sub> (I <sub>S</sub> ) <sub>ON</sub> <sup>1</sup>	All	К	10nA max		$V_{S} = V_{D} = +10V$ $V_{S} = V_{D} = -10V$
lour	AD7512DI	К	15nA max	1500nA max	$V_{S1} = V_{OUT} = \pm 10V, V_{S2} = \mp 10V$ and $V_{S2} = V_{OUT} = \pm 10V, V_{S1} = \mp 10^{\circ}$
DIGITAL CONTROL					
V <sub>INL</sub> <sup>1</sup>	All	к		0.8V max	
V <sub>INH</sub> <sup>1</sup>	All			2.4V min	
C <sub>IN</sub>	All	к	7pF typ		
	All	к	10nA max		$V_{IN} = V_{DD}$
I <sub>NH</sub> ' I <sub>NL</sub> '	All	к	10nA max		$V_{IN} = 0$
DYNAMIC					
CHARACTERISTICS					
<sup>t</sup> on	AD7510DI	к	180ns typ		
	AD7511DI	ĸ	350ns typ		$V_{IN} = 0$ to +3.0V
t <sub>off</sub>	AD7510DI	ĸ	350ns typ		
two commons	AD7511DI	K K	180ns typ		
<sup>t</sup> TRANSITION	AD7512DI		300ns typ		
C <sub>S</sub> (C <sub>D</sub> )OFF	All	ĸ	8pF typ		
C <sub>S</sub> (C <sub>D</sub> )ON	All	K	17pF typ		$V_{D}(V_{S}) = 0V$
$C_{DS} (C_{S-OUT})$	All	K	1pF typ		D · 3.
$C_{DD}(C_{SS})$	All AD7512DI	K K	0.5pF typ 17pF typ		
COUT			1.12. 172		
Q <sub>INJ</sub>	All	<b>К</b>	30рС тур		Measured at S or D terminal. $C_L = 1000 \text{ pF}$ , $V_{IN} = 0$ to 3V, $V_D (V_S) = +10V$ to $-10V$
POWER SUPPLY					
I <sub>DD</sub> <sup>1</sup>	All	к	800µA max	800µA max	All digital inputs = V <sub>INH</sub>
L <sub>SS</sub> <sup>1</sup>	All	К	800µA max	800µA max	
	All	К	500µA max	500µA max	All digital inputs = $V_{INL}$
<sup>1</sup> DD I <sub>SS</sub> <sup>1</sup>	All	ĸ	500μA max	500µA max	

NOTES 100% tested.

Specifications subject to change without notice.



j.

EXTENDED VERSIONS (S, T)					
PARAMETER	MODEL	VERSION	+25°C	-55°C to +125°C	TEST CONDITIONS
ANALOG SWITCH R <sub>ON</sub> <sup>1</sup>	All	S, T	$100\Omega$ max	175Ω max	$-10V \leq V_{D} \leq +10V$ $I_{DS} = 1mA$
$I_{\rm D} (I_{\rm S})_{\rm OFF}^{1}$	All	S, T	3nA max	200nA max	$V_D = -10V, V_S = +10V$ and $V_D = +10V, V_S = -10V$
I <sub>D</sub> (I <sub>S</sub> )ON <sup>1</sup>	All	S, T	10		$V_{S} = V_{D} = +10V$ and $V_{S} = V_{D} = -10V$
I <sub>OUT</sub> <sup>1</sup>	AD7512I	DI S, T	9nA max	600nA max	$\begin{array}{l} V_{S1} = V_{OUT} = \pm 10V \\ V_{S2} = \mp 10V \text{ and} \\ V_{S2} = V_{OUT} = \pm 10V \\ V_{S1} = \mp 10V \end{array}$
DIGITAL CONTROL V <sub>INL</sub> <sup>1</sup>	All	S, T		0.8V max	
V <sub>INH</sub> <sup>1,2</sup>	AD7510E AD7511E AD7512E AD7511E AD7512E	DI T DI T DI S		2.4V min 2.4V min 2.4V min 3.0V min 3.0V min	
I <sub>INH</sub> <sup>1</sup> I <sub>INL</sub>	All All	S, T S, T	10nA max 10nA max		$V_{IN} = V_{DD}$ $V_{IN} = 0$
DYNAMIC CHARACTERISTICS					
ton <sup>3</sup> toff <sup>3</sup>	AD7510E AD7511E AD7510E AD7511E	DI S, T DI S, T DI S, T	1.0μs max 1.0μs max 1.0μs max 1.0μs max		$V_{IN} = 0$ to $+3V$
tTRANSITION <sup>3</sup>	AD7512D	DI S, T	1.0μs max		
POWER SUPPLY	All All	S, T S, T		800μA max 800μA max	All digital inputs = $V_{INH}$
I <sub>DD</sub> I <sub>SS</sub>	All All	S, T S, T		500μA max 500μA max	All digital inputs $= V_{INL}$

NOTES 1100% tested.

 $^{2}$ A pullup resistor, typically 1-2k $\Omega$  is required to make AD7511DISQ and AD7512DISQ TTL compatible.

<sup>3</sup>Guaranteed, not production tested.

Specifications subject to change without notice.

#### **ABSOLUTE MAXIMUM RATINGS\***

$V_{DD}$ to GND
$V_{SS}$ to GND
Overvoltage at $V_D(V_S)$
(1 second surge) $\ldots \ldots \ldots \ldots \ldots \ldots V_{DD} + 25V$
or $V_{SS} - 25V$
(Continuous) $V_{DD} + 20V$
or $V_{SS} - 20V$
or 20mA, Whichever Occurs First
Switch Current (I <sub>DS</sub> , Continuous)
Switch Current (I <sub>DS</sub> , Surge)
1ms Duration, 10% Duty Cycle 150mA
Digital Input Voltage Range $\dots \dots \dots \dots 0V$ to $V_{DD} + 0.3V$
Power Dissipation (Any Package)
Up to +75°C
Derates above +75°C by 6mW/°C

Lead Temperature (Soldering, 10sec) + 300°C
Storage Temperature
Operating Temperature
Commercial (KN, KP Versions) 0 to +70°C
Industrial (KQ Versions) $\ldots \ldots \ldots -25^{\circ}C$ to $+85^{\circ}C$
Extended (SQ, TQ, SE, TE Versions) $\dots -55^{\circ}C$ to $+125^{\circ}C$

\*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### CAUTION .

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.



### -Circuit Description



Figure 1. Typical Output Switch Circuitry of AD7510DI Series

#### **CIRCUIT DESCRIPTION**

CMOS devices make excellent analog switches; however, problems with overvoltage and latch-up phenomenon necessitated protection circuitry. These protection circuits, however, either caused degradation of important switch parameters such as  $R_{ON}$  or leakage, or provided only limited protection in the event of overvoltage.

The AD7510DI series switches utilize a dielectrically isolated CMOS fabrication process to eliminate the four-layer substrate found in junction-isolated CMOS, thus providing latch-free operation.

A typical switch channel is shown in Figure 2. The output switching element is comprised of device numbers 4 and 5. Operation is as follows: for an "ON" switch, (in +) is  $V_{DD}$  and (in -) is  $V_{SS}$  from the driver circuits. Device numbers 1 and 2 are "OFF" and number 3 in "ON". Hence, the backgates of the P- and N-channel output devices (numbers 4 and 5) are tied together and floating. The circled devices are located in separate dielectrically isolated pockets. Floating the output switch backgates with the signal input increases the effective threshold voltage for an applied analog signal, thus providing a flatter  $R_{ON}$  versus  $V_S$ response.

For an "OFF" switch, device number 3 is "OFF," and the backgates of devices 4 and 5 are tied through  $1k\Omega$  resistors (R1 and R2) to the respective supply voltages through the "ON" devices 1 and 2.

If a voltage is applied to the S or D (OUT) terminal which exceeds  $V_{DD}$  or  $V_{SS}$ , the S- or D-to-backgate diode is forward biased; however, R1 and R2 provide current limiting action to the supplies.

An equivalent circuit of the output switch element in Figure 3 shows that, indeed, the  $1k\Omega$  limiting resistors are in series with the backgates of the P- and N-channel output devices – not in series with the signal path between the S and D terminals.

It is possible to turn on an "OFF" switch by applying a voltage in excess of  $V_{DD}$  or  $V_{SS}$  to the S or D terminal. If a positive stress voltage is applied to the S or D terminal which exceeds  $V_{DD}$  by a threshold, then the P-channel (device 5) will turn on creating a low impedance path between the S and D terminals. A similar situation exists for negative stress voltages which exceed  $V_{SS}$ . In this case the N-channel provides the low impedance path between the S and D terminals. The limiting factor on the overvoltage protection is the power dissipation of the package and is  $\pm 20V$  continuous (or 20mA whichever occurs first) above the supply voltages.



Figure 2. AD7510DI Series Output Switch Diode Equivalent Circuit

)

## Typical Performance Characteristics—

### AD7511



 $R_{ON}$  as a Function of  $V_D$  ( $V_S$ )



tTRANSITION as a Function of Digital Input Voltage



 $R_{ON}$  as a Function of  $V_D$  ( $V_S$ )



ton, toff as a Function of Temperature



IS, (ID)OFF VS VS



tTRANSITION as a Function of Temperature

ĺ

ţ

### **TYPICAL SWITCHING CHARACTERISTICS**



Switching Waveforms for  $V_D = -10V$ 

### 0.5µs/DIV



Switching Waveforms for  $V_D = Open$ 

0.5µs/DIV

]

)

į



Switching Waveforms for  $V_D = +10V$ 





Switching Waveforms for  $V_D = 0V$ 





### AD7512DI



Switching Waveforms for  $V_{S1} = -10V$ ,  $V_{S2} = +10V$ ,  $R_L = 1k$  0.5µs/DIV



Switching Waveforms for  $V_{S1} = +10V, V_{S2} = -10V, R_L = \infty$ 





Switching Waveforms for  $V_{S1}$  and  $V_{S2} = 0V$ ,  $R_L = \infty$ 

0.5µs/DIV



Switching Waveforms for  $V_{S1}$  and  $V_{S2}$  = Open,  $R_L$  = 1k



-7-

### TERMINOLOGY

R <sub>ON</sub>	Ohmic resistance between terminals D and S.	$C_{DD}(C_{SS})$	Capacitance between terminals D (S) of any	
R <sub>ON</sub> Drift Match	Difference between the R <sub>ON</sub> drift of any two switches.		two switches. (This will determine the cross coupling between switches vs. frequency.)	
R <sub>ON</sub> Match	Difference between the R <sub>ON</sub> of any two switches.	ton	Delay time between the 50% points of the digital input and switch "ON" condition.	
$I_D(I_S)_{OFF}$	Current at terminals D or S. This is a leakage current when the switch is "OFF".	toff	Delay time between the 50% points of the digital input and switch "OFF" condition.	
$I_D(I_S)_{ON}$	Leakage current that flows from the closed switch into the body. (This leakage will show up as the difference between the current $I_D$ going into the switch and the outgoing current $I_S$ .)	t <sub>TRANSITION</sub>	Delay time when switching from one address state to another.	
		VINL	Maximum input voltage for a logic low.	
		V <sub>INH</sub>	Minimum input voltage for a logic high.	
		$I_{INL}(I_{INH})$	Input current of the digital input.	
$V_D(V_S)$	Analog voltage on terminal D (S).	C <sub>IN</sub>	Input capacitance to ground of the digital	
$C_{S}(C_{D})$	Capacitance between terminal S(D) and		input.	
	ground. (This capacitance is specified for the switch open and closed.)	$V_{DD}$	Most positive voltage supply.	
C <sub>DS</sub>	Capacitance between terminals D and S. (This will determine the switch isolation over frequency.)	V <sub>ss</sub>	Most negative voltage supply.	
		I <sub>DD</sub>	Positive supply current.	
		I <sub>SS</sub>	Negative supply current.	

Ĺ

(

### **OUTLINE DIMENSIONS**



Figure 4. 16-Lead Plastic Dual In-Line Package [PDIP] Narrow Body (N-16) Dimensions shown in inches 03-07-2014-D

### **ORDERING GUIDE**

Model <sup>1, 2</sup>	Temperature Range	Package Description	Package Option
AD7511DIJN	0°C to 70°C	16-Lead Plastic Dual In-Line Package [PDIP]	N-16
AD7511DIJNZ	0°C to 70°C	16-Lead Plastic Dual In-Line Package [PDIP]	N-16
AD7511DIKNZ	0°C to 70°C	16-Lead Plastic Dual In-Line Package [PDIP]	N-16
AD7511DIKQ	–25°C to +85°C	16-Lead Ceramic Dual In-Line Package [CERDIP]	Q-16
AD7511DISQ/883B	–55°C to +125°C	16-Lead Ceramic Dual In-Line Package [CERDIP]	Q-16

 $^{1}$  Z = RoHS Compliant Part.

<sup>2</sup> AD7511DISQ/883B is a MIL-STD-883, Class B, processed part.

### **REVISION HISTORY**

12/2016—Rev. A to Rev. B	
Added AD7510 and AD7512 Obsolete Note	1
Updated Outline Dimensions	.9
Changes to Ordering Guide	.9

©2016 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D01131-0-12/16(B)



www.analog.com

Rev. B | Page 10 of 10