

EVALUATING THE AD9680/AD9690/AD9234 ANALOG-TO-DIGITAL CONVERTER

Preface

This user guide describes the AD9680/AD9234 evaluation board which provides all of the support circuitry required to operate the ADC in its various modes and configurations. Users wanting to evaluate the single channel AD9690 should utilize/evaluate Channel A on the AD9680-500EBZ, or AD9680-1000EBZ. The application software used to interface with the devices is also described. This user guide wiki applies to the following evaluation boards:

Evaluation Board Part Number	Description	Board Revision
AD9680-1000EBZ	Evaluation board for AD9680-1000; Full Bandwidth	9680CE04B
AD9680-820EBZ	Evaluation board for AD9680-820; Full Bandwidth	9680CE04B
AD9680-500EBZ	Evaluation board for AD9680-500; Full Bandwidth	9680CE04B
AD9234-1000EBZ	Evaluation board for AD9234-1000; Full Bandwidth	9680CE04B
AD9234-500EBZ	Evaluation board for AD9234-500; Full Bandwidth	9680CE04B
AD9680-LF1000EBZ	Evaluation board for AD9680-1000; up to 1GHz Input Bandwidth	9680CE02B
AD9680-LF820EBZ	Evaluation board for AD9680-820; up to 1GHz Input Bandwidth	9680CE02B
AD9680-LF500EBZ	Evaluation board for AD9680-500; up to 1GHz Input Bandwidth	9680CE02B
AD9234-LF1000EBZ	Evaluation board for AD9234-1000; up to 1GHz Input Bandwidth	9680CE02B
AD9234-LF500EBZ	Evaluation board for AD9234-500; up to 1GHz Input Bandwidth	9680CE02B

The AD9680 and AD9234 data sheets provide additional information and should be consulted when using the evaluation board. All documents and software tools are available at www.analog.com/hsadcevalboard. For additional information or questions, send an email to highspeed.converters@analog.com.

AD9680/AD9234 Evaluation Board



Figure 1. AD9680/AD9234 Evaluation Board for full 2GHz Input Bandwidth



Figure 2. AD9680/AD9234 Low Frequency Evaluation Board up to 1GHz Input Bandwidth

Figure 3 below compares the bandwidth available on the AD9680/AD9234 normal evaluation boards and the **"LF"** boards

Figure 3. Comparison of Bandwidth on the Normal and the "LF" boards

Typical Measurement Setup

The AD9680-1000EBZ/AD9234-1000EBZ can be evaluated using the ADS7-V1EBZ or ADS7-V2EBZ FPGA data capture boards. Figures 3 and 4 below show the AD9680-1000EBZ/AD9234-1000EBZ connected to the ADS7-V1EBZ and ADS7-V2EBZ respectively.

Figure 3. Evaluation Board Connection—AD9680-1000EBZ/AD9234-1000EBZ (on Left) and ADS7-V1EBZ (on Right)

Figure 4. Evaluation Board Connection—AD9680-LF1000EBZ/AD9234-LF1000EBZ (on Left) and ADS7-V2EBZ (on Right)

Features

- Full featured evaluation board for the AD9680 and AD9234. Includes
 - AD9680-1000EBZ, AD9680-LF1000EBZ
 - AD9680-820EBZ, AD9680-LF820EBZ
 - AD9680-500EBZ, AD9680-LF500EBZ
 - AD9234-1000EBZ, AD9234-LF1000EBZ
 - AD9234-500EBZ, AD9234-LF500EBZ
- SPI interface for setup and control
- Wide band Balun driven input for the AD9680-1000EBZ, AD9680-820EBZ, AD9680-500EBZ, AD9234-1000EBZ and AD9234-500EBZ
- Double balun input for AD9680-LF1000EBZ, AD9680-LF820EBZ, AD9680-LF500EBZ, AD9234-LF1000EBZ and AD9234-LF500EBZ
- No external supply needed. Uses 12V-1A and 3.3V-3A supplies from FMC
- VisualAnalog® and SPI controller software interfaces
- On-board Crystal oscillator for AD9680-LF1000EBZ, AD9234-LF1000EBZ, AD9680-500EBZ, AD9234-LF500EBZ

Helpful Documents

- AD9680 Data Sheet or AD9234 Data Sheet
- ADS7-V2EBZ evaluation kit (ADS7-V2EBZ)
- ADS7-V1EBZ evaluation kit (ADS7-V1EBZ)
- AN-905 Application Note, VisualAnalog Converter Evaluation Tool Version 1.0 User Manual
- AN-878 Application Note, High Speed ADC SPI Control Software
- ADI SPI Application Note ADI Serial Control Interface Standard
- AN-835 Application Note, Understanding ADC Testing and Evaluation

Software Needed

- VisualAnalog ftp://ftp.analog.com/pub/HSSP_SW/VisualAnalog/VisualAnalog_Setup.exe
- SPIController ftp://ftp.analog.com/pub/adispi/A2DComponents/Install/SPIController_Setup.exe

Design and Integration Files

- AD9680CE04B schematic, BOM, Gerber files ftp://ftp.analog.com/pub/HSC_ADC_Apps/AD9680CE04B_Design_Support/
- AD9680CE02B schematic, BOM, Gerber files ftp://ftp.analog.com/pub/HSC_ADC_Apps/AD9680CE02B_Design_Support/

Equipment Needed

- Analog signal source and antialiasing filter
- Sample clock source
- 12V, 6.5A switching power supply (such as the SL POWER CENB1080A1251F01 supplied with ADS7-V2EBZ/ADS7-V1EBZ)
- PC running Windows ${\ensuremath{\mathbb R}}$
- USB 2.0 port
- AD9680 or AD9234 Evaluation board
- ADS7-V2EBZ FPGA-based data capture kit, or ADS7-V1EBZ FPGA-based data capture kit

Getting Started

This section provides quick start procedures for using the evaluation board for AD9680 or AD9234.

Configuring the Board

Before using the software for testing, configure the evaluation board as follows:

- 1. Connect the evaluation board to the ADS7-V2EBZ/ADS7-V1EBZ data capture board, as shown in Figure 2.
- Connect one 12V, 6.5A switching power supply (such as the CENB1080A1251F01 supplied) to P4 on the ADS7-V2EBZ/ADS7-V1EBZ board. Connect the Standard-B USB port of the ADS7-V2EBZ/ ADS7-V1EBZ board to the PC with the supplied USB cable.
- 3. Turn on the ADS7-V2EBZ/ADS7-V1EBZ.
- 4. The ADS7-V2EBZ/ADS7-V1EBZ will appear in the Device Manager as shown in Figure 3.

Figure 4. Device Manager showing ADS7-V1EBZ

- 5. If the Device Manager does not show the ADS7-V2EBZ/ADS7-V1EBZ listed as shown in Figure 2, unplug all USB devices from the PC, uninstall and re-install SPIController and VisualAnalog and restart the hardware setup from step 1.
- 6. On the ADC evaluation board, provide a clean, low jitter 1GHz clock source to connector J801 and

set the amplitude to 14dBm. This is the ADC Sample Clock.

7. On the ADC evaluation board, provide a clean, low jitter clock source to connector J804 and set the amplitude to 10dBm. This is the Reference Clock for the gigabit transceivers in the FPGA. The REFCLK frequency can be calculated using the following empirical formulae:

$$Lane Line Rate = \frac{M \times Nprime \times \left(\frac{10}{8}\right) \times f_{out}}{L} \text{ bps/lane, where}$$

$$f_{out} = \frac{f_{ADC \ SAMPLE \ CLOCK}}{Decimation Ratio}, Nprime = 8 \text{ or } 16 \text{ (Default Nprime = 16) } REFCLK = \frac{LaneLine Rate}{20}$$

- 8. On the ADC evaluation board, use a clean signal generator with low phase noise to provide an input signal for channel A to P200. Use a shielded, RG-58, 50 Ω coaxial cable to connect the signal generator output to the ADC Evaluation Board. For best results, use a narrow-band, band-pass filter with 50 Ω terminations and an appropriate center frequency. (ADI uses TTE, Allen Avionics, and K & L band-pass filters.)
- 9. On the ADC evaluation board, use a clean signal generator with low phase noise to provide an input signal for channel B to P202. Use a shielded, RG-58, 50 Ω coaxial cable to connect the signal generator output to the ADC Evaluation Board. For best results, use a narrow-band, band-pass filter with 50 Ω terminations and an appropriate center frequency. (ADI uses TTE, Allen Avionics, and K & L band-pass filters.)

Visual Analog Setup

- 1. Click Start \rightarrow All Programs \rightarrow Analog Devices \rightarrow VisualAnalog \rightarrow VisualAnalog
- 2. On the VisualAnalog "New Canvas" window, click ADC→ Dual→ AD9680 or ADC→ Dual→

Categories:	Templates:			
AD9613 AD9627 AD9627-11 AD9628 AD9635 AD9638 AD9638 AD9640 AD9643 AD9643 AD9644 AD9644 AD9645 AD9645 AD9648 AD9648 AD9648 AD9650 AD9655 AD9655 AD9680	Samples	Average FFT	Two-Tone	Average Two-Tor
			Open	(

Figure 5. Selecting the AD9680 canvas

3. At this point, VisualAnalog will automatically detect the evaluation board and the FPGA data capture board and ask if it can program the FPGA with the appropriate bin file. This is shown in

Figure 7. Expanding Display in VA

5. Click the Settings button in the ADC Data Capture block as shown in Figure 8

Expand Di:

Figure 8. Changing the ADC Capture Settings

On the General tab make sure the clock frequency is set to the appropriate sample rate (eg. 1000MHz or 500MHz). The FFT capture length may be changed to 131072 (128k) or 262144 (256k) per channel. The ADs7-V2 or ADs7-V1 FPGA software supports up to 2M FFT capture (1M per class).

General Ca	pture Board Device			
Evaluation	Boards	Output Data		
Capture:	ADS7V2 (009FF74EFF19FFA)	Data		Length
Device:	- 083604	Ch. A Data		65536
		Ch. B Data		65536
	2			
Mode:	Normal •	Select Data:	Ch A Data	
Mode:	Normal -	Select Data:	Ch. A Data Add	Remove Clear

Figure 9. Setting the clock frequency and Capture length

7. On the **Device** tab. Make sure that **Enable Alternate REFCLK** option is unchecked.

8. Click **OK**

SPIController Setup

- 1. Click Start \rightarrow All Programs \rightarrow Analog Devices \rightarrow SPIController \rightarrow SPIController
- 2. Select the appropriate configuration file when prompted.
- 3. In the **Global** tab, under the **Generic Read/Write** section, write 0x81 to register 0x000. This issues a Soft reset for the DUT.

SPIController 4.0.6.4052 : USB Ezu:	sb-0 : CS 1 : AD9680_14bit_1.25G	SspiR2Si.cfg : AD9680_14Bit_1.25GSspiR2Si.cal	
File Config Help			
Global ADCBase0 ADCBase1 ADCBase2 ADCBase3 ADCBase4 ADCBase5 ADC A ADC B			
CHIP PORT CFG(0)	DEVICE INDEX(8)	GENERIC READ / WRITE	
	ADC	Bin Hex Dec	
LSB First Controller will also be updated from	V A		
Reset DUT	🔽 B		
CHIPID(4-5)			
Deed			
Head		Select Remove Clear Run 8 Reg length	
Onknown		List Format ReadIndex	
CHIP GRADE(6)	SPI CONFIG B(1)	◯ bin ● hex ◯ dec ADCU ▼	
Bead	SPI Single Instruction	HEX 00000000 W 00000081 ADC0 @ CSB1	
Unknown			
	Data Path Soft Reset		
Chip Die Revision ?			
Read	CHIP TYPE REG(3)		
	? Read		
VENDOB ID BEG(C-D)			
	CHIP SCRATCH PAD(A)		
Read	00 E Hex		
SPI REVISION REG(B)			
? Read		-	

Figure 9. Sending a Soft Reset to the AD9680

4. The JESD204B quick configuration and Lane Rate registers are available in the **ADCBase3** tab. Set the Lane Rate setting register 0x56E to **Maximum Lane Rate**

SPIController 3.0.15.3905 : USB Ezusb-0 : CS 1 : AD9680_14bit_1.25GSspiR2Si.cfg : AD9680_14Bit_
File Config Help
Global ADCBase0 ADCBase1 ADCBase2 ADCBase3 ADCBase4 ADCBase5 ADCA ADCB
PLL CONTROL REG(56E)
PLL Low Encode Rate Mode.
Maximum Lane Rate Mode : Serial Line Rate must be >= 6.25 Gbps and <= 12.5 Gbps

the JESD204B Lane Rate

5. Set the JESD204B Quick Configuration register 0x570. For 1000MSPS operation with NO DDCs (Full

Figure 10. Setting

Bandwidth Mode), the values for L.M.F are 4.2.1

SPIController 3.0.15.3905 : USB Ezust	o-0 : CS 1 : AD9680_14bit_1.25GSspiR2Si.cfg : AD9680_14Bit_	
File Config Help		
🔜 🖭 🔳 🖳		
Global ADCBase0 ADCBase1 ADCBa	ase2 ADCBase3 ADCBase4 ADCBase5 ADCA ADCB	
PLL CONTROL REG(56E)		
Maximum Lana Pate Mode : Serial Line E	ate must be be 6.25 Ghee and 4e 12.5 Ghee	
Maximum Larie Nate Mode . Senai Line P	Tate must be >= 6.25 dbps and <= 12.5 dbps	
PLL STATUS REG(56F)	JESD204B LINK CTRL REG(571)	
? Read	JESD204B Standby Mode	
Zeros for all converter samples. *		
JESD204B QUICK	JESD204B Serial Tail Bit PN Enable	
Number of Lanes		
4 SESD2046 Serial Larie Synchronization Enable		
Number of Converters	Enabled *	
2		
Number of Octets/Frame	Insertion (FACI) Disable	
	JESD204B Serial Transmit Link Power Down (active high)	
	J	

the JESD204B Quick Configuration Register

- 6. After the quick configuration setting is completed, the PLL Lock Detect register 0x56F will read 0x80 to denote a lock. The SPIController interface will show a "1" to denote a lock.
- 7. Toggle the JESD204B link by checking and then unchecking the JESD204B Serial Transmit Power Down box
- 8. Individual Channel control for ADC A and ADC B are done using the Device Index Register (0x008)

in the Global tab.

Figure 12. Device Index

- 9. Under **ADC A** and **ADC B** tabs the options for Channel A and B are listed. Default settings have been programmed to ensure optimal performance for the input bandwidth and sample rate. Only the following options need to be operated with:
 - 1. Chip Configuration Register (2): This option allows the channel to be powered on
 - 2. Buffer Current Setting (18): This option allows the buffer current to change to enable better harmonic performance at different frequencies. At high analog input frequencies, the buffer current may need to be increased to optimize harmonic distortion performance (HD2, HD3). Keep in mind that at high frequencies, the performance is also jitter limited. So increasing the buffer currents may lead to diminishing returns with higher power consumption. Refer to the datasheet to understand the relationship between I_{AVDD3} and Buffer Current Setting.
 - 3. Analog Input Differential Termination (16): This sets the input termination. Recommended settings are 500, 200, 100, 50 ohms. At lower termination settings, the harmonic distortion performance may show improvement, but the analog input signal amplitude will be reduced.
 - 4. Input Full Scale Range (25): At high input frequencies, in order to preserve the linearity of the input buffer, it may be beneficial to reduce the input full-scale range in order to get more harmonic distortion performance. This in turn may negatively affect the SNR of the ADC.

Obtaining an FFT

1. Click the Run button in VisualAnalog , you should see the captured data similar to the plot shown in Figure 13.

Figure 13. AD9680-1000 FFT at 170MHz Analog Input

- 2. Adjust the amplitude of the input signal so that the fundamental is at the desired level. (Examine the **Fund Power** reading in the left panel of the VisualAnalog FFT window.)
- 3. To save the FFT plot do the following
 - 1.

Click on the Float Form button in the FFT window window

Float Form...

Figure 14. Floating the FFT

2. Click on File \rightarrow Save Form As button and save it to a location of choice

\triangleright	Graph - AD9680 FFT				
File]				
	Save Form As				
	Page Setup				
	Print				
	Exit				
—		_	Figure 15.	Saving	the FFT

Troubleshooting Tips

FFT plot appears abnormal

- If you see a normal noise floor when you disconnect the signal generator from the analog input, be sure you are not overdriving the ADC. Reduce input level if necessary.
- In VisualAnalog, Click on the Settings button in the **Input Formatter** block. Check that **Number Format** is set to the correct encoding (twos compliment by default). Repeat for the other channel.
- Issue a Data Path Soft Reset through SPIController Global tab as shown in Figure 16

SPIController 3.0.15.3905 : USB Ezusb-0 : CS 1 : AD9680_14bit_1.25G		
File Config Help		
Global ADCBase0 ADCBase1 ADC	Base2 ADCBase3 ADCBase4	
CHIP PORT CFG(0)	DEVICE INDEX(8)	
	ADC	
LSB First Controller will also be updated from	I A I	
Reset DUT	🔽 В	
CHIPID(4-5)	s	
Read	B	
Unknown		
CHIPGRADE(6)	- SPI CUNFIG B(1)	
Read	Enable	
Unknown	Data Path Soft Reset	
Chip Die Revision ?		
Read	CHIP TYPE REG(3)	
	? Read	

Figure 16. Issuing a data path soft reset

The FFT plot appears normal, but performance is poor.

- Make sure you are using the appropriate band-pass filter on the analog input.
- Make sure the signal generators for the clock and the analog input are clean (low phase noise).
- If you are using non-coherent sampling, change the analog input frequency slightly, or use coherent frequencies.
- Make sure the SPI config file matches the product being evaluated.

The FFT window remains blank after the Run button is clicked

- Make sure the evaluation board is securely connected to the ADS7-V1.
- Make sure the FPGA has been programmed by verifying that the **Config DONE** LED is illuminated

on the ADS7-V1. If this LED is not illuminated reprogram the FPGA through VisualAnalog. If the LED still does not illuminate disconnect the USB and power cord for 15 seconds. Connect again and repeat the ADS7-V1 setup process.

- Make sure the correct FPGA *bin* file was used to program the FPGA.
- Be sure that the correct sample rate is programmed. Click on the **Settings** button in the **ADC Data Capture** block in VisualAnalog, and verify that the **Clock Frequency** is properly set.

ADC Data Capture Settings		×
General Capture Board Device Evaluation Boards Capture: ADS7V1 (3BCE0EF383B00000F • Device: AD9680 • Refresh Clock Frequency (MHz): 1000	Output Data Data Ch. A Data I Ch. B Data	Length 262144 262144
	Select Data: Ch. A Data Add Ren	nove Clear
	OK	Cancel Apply

Figure 17. Setting the correct clock frequeency in VisualAnalog

- Ensure that the REFCLOCK is ON and set to the appropriate frequency.
- Restart SPIController.

VisualAnalog indicates that the "FIFO capture timed out" or "FIFO not ready for read back"

- Make sure all power and USB connections are secure.
- Make sure that the REFCLOCK is ON and set to the appropriate frequency.

VisualAnalog displays a blank FFT when the RUN button is clicked

• Ensure that the clock to the ADC is supplied. Using SPIController **ADCBase0** tab the status of the clock can be read out. See figure 18.

SPIController 3.0.15.3905 : USB Ezusb-0 : CS 1 :	AD9680_14bit_1.25GSspiR2Si.cfg : AD9680_14
File Config Help	
Global ADCBase0 ADCBase1 ADCBase2 ADC	Base3 ADCBase4 ADCBase5 ADCA ADC
CHIP PIN CTRL REG(40)	CLOCK STATUS REG(11C)
External Power Down Pin Functionality	Clock detection status
Power Down Pin 🔹	f Read
Fast Detect B Pin Functionality	
Disabled 🔹	SYSREF CONTROL REG(120)
Fast Detect A Pin Functionality	
Disabled 🗸	
	SYSREF Transition Selection
CLOCK DIVIDER CONTROL REG(10B)	
Input Sample Clock Division Batio	Figure 18. Clock

Detection Status Register

• Ensure that the ADC's PLL is locked by checking the status of the PLL lock detect register 0x56F. This can be done using SPIController.

 $\ensuremath{\mathbb{S}}$ Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners.

www.analog.com