



ARM-based Flash MCU

DATASHEET

Description

The Atmel SAM4S series is a member of a family of Flash microcontrollers based on the high-performance 32-bit ARM® Cortex®-M4 RISC processor. It operates at a maximum speed of 120 MHz and features up to 2048 Kbytes of Flash, with optional dual-bank implementation and cache memory, and up to 160 Kbytes of SRAM. The peripheral set includes a full-speed USB Device port with embedded transceiver, a high-speed MCI for SDIO/SD/MMC, an External Bus Interface featuring a Static Memory Controller to connect to SRAM, PSRAM, NOR Flash, LCD Module and NAND Flash, two USARTs, two UARTs, two TWIs, three SPIs, one I2S, as well as one PWM timer, two three-channel general-purpose 16-bit timers (with stepper motor and quadrature decoder logic support), one RTC, one 12-bit ADC, one 12-bit DAC and one analog comparator.

The SAM4S series is ready for capacitive touch, offering native support for the Atmel QTouch® library for easy implementation of buttons, wheels and sliders.

The SAM4S device is a medium-range general-purpose microcontroller with the best ratio in terms of reduced power consumption, processing power and peripheral set. This enables the SAM4S to sustain a wide range of applications that includes consumer, industrial control, and PC peripherals.

It operates from 1.62V to 3.6V.

The SAM4S series is pin-to-pin compatible with the SAM3N, SAM3S series (48-, 64- and 100-pin versions), SAM4N and SAM7S legacy series (64-pin versions).

Features

Core

- ARM Cortex-M4 with 2 Kbytes of cache running at up to 120 MHz
- Memory Protection Unit (MPU)
- DSP Instruction Set
- Thumb[®]-2 instruction set
- Pin-to-pin compatible with SAM3N, SAM3S, SAM4N and SAM7S legacy products (64-pin version)

Memories

- Up to 2048 Kbytes embedded Flash with optional dual-bank and cache memory
- Up to 160 Kbytes embedded SRAM
- 16 Kbytes ROM with embedded boot loader routines (UART, USB) and IAP routines
- 8-bit Static Memory Controller (SMC): SRAM, PSRAM, NOR and NAND Flash support

System

- Embedded voltage regulator for single supply operation
- Power-on-Reset (POR), Brown-out Detector (BOD) and Watchdog for safe operation
- Quartz or ceramic resonator oscillators: 3 to 20 MHz main power with failure detection and optional low-power 32.768 kHz for RTC or device clock
- RTC with Gregorian and Persian calendar mode, waveform generation in low-power modes
- RTC clock calibration circuitry for 32.768 kHz crystal frequency compensation
- High-precision 8/12 MHz factory-trimmed internal RC oscillator with 4 MHz default frequency for device startup. In-application trimming access for frequency adjustment.
- Slow clock internal RC oscillator as permanent low-power mode device clock
- Two PLLs up to 240 MHz for device clock and for USB
- Temperature sensor
- Low-power tamper detection on two inputs, anti-tampering by immediate clear of general-purpose backup registers
- Up to 22 Peripheral DMA (PDC) Channels

Low-Power Modes

- Sleep, wait and backup modes, down to 1 μA in backup mode
- Ultra low-power RTC

Peripherals

- USB 2.0 Device: 12 Mbps, 2668 byte FIFO, up to 8 bidirectional Endpoints. On-chip transceiver.
- Up to two USARTs with ISO7816, IrDA[®], RS-485, SPI, Manchester and Modem Mode
- Two 2-wire UARTs
- Up to two Two-Wire Interface modules (I2C-compatible), one SPI, one Serial Synchronous Controller (I2S), one high-speed Multimedia Card Interface (SDIO/SD Card/MMC)
- Two three-channel 16-bit Timer/Counters with capture, waveform, compare and PWM mode. Quadrature decoder logic and 2-bit Gray up/down counter for stepper motor
- 4-channel 16-bit PWM with complementary output, fault input, 12-bit dead time generator counter for motor control
- 32-bit Real-time Timer and RTC with calendar, alarm and 32 kHz trimming features
- Up to 16-channel, 1Msps ADC with differential input mode and programmable gain stage and auto calibration
- One 2-channel 12-bit 1Msps DAC



- One Analog Comparator with flexible input selection, selectable input hysteresis
- 32-bit Cyclic Redundancy Check Calculation Unit (CRCCU) for data integrity check of off-/on-chip memories
- Register write protection

I/O

- Up to 79 I/O lines with external interrupt capability (edge or level sensitivity), debouncing, glitch filtering and on-die series resistor termination
- Three 32-bit Parallel Input/Output Controllers, Peripheral DMA-assisted Parallel Capture mode

Packages

- 100-lead packages
 - LQFP, 14 x 14 mm, pitch 0.5 mm
 - TFBGA, 9 x 9 mm, pitch 0.8 mm
 - VFBGA, 7 x 7 mm, pitch 0.65 mm
- 64-lead packages
 - LQFP, 10 x 10 mm, pitch 0.5 mm
 - QFN, 9 x 9 mm, pitch 0.5 mm
 - WLCSP, 4.42 x 3.42 mm, pitch 0.4 mm (SAM4S16/S8)
 - WLCSP, 3.32 x 3.32 mm, pitch 0.4 mm (SAM4S4/S2)
- 48-lead packages
 - LQFP, 7 x 7 mm, pitch 0.5 mm
 - QFN, 7 x 7 mm, pitch 0.5 mm



1. Configuration Summary

The SAM4S series devices differ in memory size, package and features. Table 1-1 and Table 1-2 summarize the configurations of the device family.

Table 1-1. Configuration Summary for SAM4SD32/SD16/SA16/S16 Devices

Feature	SAM4SD32C	SAM4SD32B	SAM4SD16C	SAM4SD16B	SAM4SA16C	SAM4SA16 B	SAM4S16C	SAM4S16B
Flash	2 x 1024 Kbytes	2 x 1024 Kbytes	2 x 512 Kbytes	2 x 512 Kbytes	1024 Kbytes	1024 Kbytes	1024 Kbytes	1024 Kbytes
SRAM	160 Kbytes	160 Kbytes	160 Kbytes	160 Kbytes	160 Kbytes	160 Kbytes	128 Kbytes	128 Kbytes
HCACHE	2 Kbytes	2 Kbytes	2 Kbytes	2 Kbytes	2 Kbytes	2 Kbytes	_	_
Package	LQFP100 TFBGA100 VFBGA100	LQFP64 QFN64	LQFP100 TFBGA100 VFBGA100	LQFP64 QFN64	LQFP100 TFBGA100 VFBGA100	LQFP64 QFN64	LQFP100 TFBGA100 VFBGA100	LQFP64 QFN64 WLCSP64
Number of PIOs	79	47	79	47	79	47	79	47
External Bus Interface	8-bit data, 4 chip selects, 24-bit address	_						
12-bit ADC	16 ch. ⁽¹⁾	11 ch. ⁽¹⁾						
12-bit DAC	2 ch.	2 ch.						
Timer Counter Channels	6	6 ⁽²⁾						
PDC Channels	22	22	22	22	22	22	22	22
USART/UART	2/2 ⁽³⁾	2/2 ⁽³⁾						
HSMCI	1 port 4 bits	1 port 4 bits						

Table 1-2. Configuration Summary for SAM4S8/S4/S2 Devices

Feature	SAM4S8C	SAM4S8B	SAM4S4C	SAM4S4B	SAM4S4A	SAM4S2C	SAM4S2B	SAM4S2A
Flash	512 Kbytes	512 Kbytes	256 Kbytes	256 Kbytes	256 Kbytes	128 Kbytes	128 Kbytes	128 Kbytes
SRAM	128 Kbytes	128 Kbytes	64 Kbytes	64 Kbytes	64 Kbytes	64 Kbytes	64 Kbytes	64 Kbytes
HCACHE	_	_	_	_	_	_	-	-
Package	LQFP100 TFBGA100 VFBGA100	LQFP64 QFN64 WLCSP64	LQFP100 TFBGA100 VFBGA100	LQFP64 QFN64 WLCSP64	LQFP48 QFN48	LQFP100 TFBGA100 VFBGA100	LQFP64 QFN64 WLCSP64	LQFP48 QFN48
Number of PIOs	79	47	79	47	34	79	47	34
External Bus Interface	8-bit data, 4 chip selects, 24-bit address	-	8-bit data, 4 chip selects, 24-bit address	-	_	8-bit data, 4 chip selects, 24-bit address	-	_
12-bit ADC	16 ch. ⁽¹⁾	11 ch. ⁽¹⁾	16 ch. ⁽¹⁾	11 ch. ⁽¹⁾	8 ch.	16 ch. ⁽¹⁾	16 ch. ⁽¹⁾	8 ch
12-bit DAC	2 ch.	2 ch.	2 ch.	2 ch.	-	2 ch.	2 ch.	_
Timer Counter Channels	6	6 ⁽²⁾	6	6 ⁽²⁾	6 ⁽²⁾	6	6 ⁽²⁾	6 ⁽²⁾
PDC Channels	22	22	22	22	22	22	22	22
USART/UART	2/2 ⁽³⁾	2/2 ⁽³⁾	2/2 ⁽³⁾	2/2 ⁽³⁾	2/1	2/2 ⁽³⁾	2/2 ⁽³⁾	2/1
нѕмсі	1 port 4 bits	1 port 4 bits	1 port 4 bits	1 port 4 bits	-	1 port 4 bits	1 port 4 bits	-

Notes: 1. One channel is reserved for internal temperature sensor.



^{2.} Three Timer/Counter channels are reserved for internal use.

^{3.} Full modem support on USART1.

2. Block Diagram

Figure 2-1. SAM4SD32/SD16/SA16 100-pin Version Block Diagram




Figure 2-2. SAM4SD32/SD16/SA16 64-pin Version Block Diagram






Figure 2-3. SAM4S16/S8 100-pin Version Block Diagram




Figure 2-4. SAM4S16/S8 64-pin Version Block Diagram






Figure 2-5. SAM4S4/S2 100-pin Version Block Diagram




Figure 2-6. SAM4S4/S2 64-pin Version Block Diagram







Figure 2-7. SAM4S4/S2 48-pin Version Block Diagram



3. Signal Description

Table 3-1 gives details on signal names classified by peripheral.

Table 3-1. Signal Description List

Signal Name	Function	Туре	Active Level	Voltage Reference	Comments
	Power	Supplies	I		
VDDIO	Peripherals I/O Lines and USB transceiver Power Supply	Power	_	_	1.62V to 3.6V
VDDIN	Voltage Regulator Input, ADC, DAC and Analog Comparator Power Supply	Power	_	_	1.62V to 3.6V ⁽⁴⁾
VDDOUT	Voltage Regulator Output	Power	_	_	1.2V output
VDDPLL	Oscillator and PLL Power Supply	Power	_	_	1.08 V to 1.32V
VDDCORE	Power the core, the embedded memories and the peripherals	Power	_	_	1.08V to 1.32V
GND	Ground	Ground	_	_	_
	Clocks, Oscill	ators and PL	Ls		
XIN	Main Oscillator Input	Input	_		Reset State:
XOUT	Main Oscillator Output	Output	_		- PIO Input
XIN32	Slow Clock Oscillator Input	Input	_		- Internal Pull-up disabled
XOUT32	Slow Clock Oscillator Output	Output	_	VDDIO	- Schmitt Trigger enabled ⁽¹⁾
PCK0-PCK2	Programmable Clock Output	Output	-		Reset State: - PIO Input - Internal Pull-up enabled - Schmitt Trigger enabled ⁽¹⁾
	Real Tir	ne Clock		,	
RTCOUT0	Programmable RTC waveform output	Output	_		Reset State:
RTCOUT1	Programmable RTC waveform output	Output	_	VDDIO	- PIO Input - Internal Pull-up enabled - Schmitt Trigger enabled ⁽¹⁾
	Serial Wire/JTAG D	ebug Port - S	SWJ-DP	l	
TCK/SWCLK	Test Clock/Serial Wire Clock	Input	_		5 1011
TDI	Test Data In	Input	_		Reset State: - SWJ-DP Mode
TDO/TRACESWO	Test Data Out / Trace Asynchronous Data Out	Output	_	VDDIO	- Internal pull-up disabled ⁽⁵⁾
TMS/SWDIO	Test Mode Select /Serial Wire Input/Output	Input / I/O	_		- Schmitt Trigger enabled ⁽¹⁾
JTAGSEL	JTAG Selection	Input	High		Permanent Internal pull-down



Table 3-1. Signal Description List (Continued)

Signal Name	Function	Туре	Active Level	Voltage Reference	Comments
	Flash	Memory		•	
ERASE	Flash and NVM Configuration Bits Erase Command	Input	High	VDDIO	Reset State: - Erase Input - Internal pull-down enabled - Schmitt Trigger enabled ⁽¹⁾
	Rese	et/Test			
NRST	Synchronous Microcontroller Reset	I/O	Low	VDDIO	Permanent Internal pull-up
TST	Test Select	Input	-	VDDIO	Permanent Internal pull-down
	Wa	ke-up			
WKUP[15:0]	Wake-up Inputs	Input	_	VDDIO	_
	Universal Asynchronous R	eceiver Tran	sceiver - l	JARTx	
URXDx	UART Receive Data	Input	_	_	-
UTXDx	UART Transmit Data	Output	_	_	_
	PIO Controller - I	PIOA - PIOB	- PIOC		
PA0-PA31	Parallel IO Controller A	I/O	_		Reset State:
PB0-PB14	Parallel IO Controller B	I/O	_	VDDIO	- PIO or System IOs ⁽²⁾
PC0-PC31	Parallel IO Controller C	I/O	_	VBBIO	- Internal pull-up enabled - Schmitt Trigger enabled ⁽¹⁾
	PIO Controller - Pa	arallel Captu	re Mode		
PIODC0-PIODC7	Parallel Capture Mode Data	Input	_		
PIODCCLK	Parallel Capture Mode Clock	Input	_	VDDIO	-
PIODCEN1-2	Parallel Capture Mode Enable	Input	_		
	External B	us Interface			
D0-D7	Data Bus	I/O	_	_	_
A0-A23	Address Bus	Output	_	_	_
NWAIT	External Wait Signal	Input	Low	_	_
	Static Memory	Controller -	SMC		
NCS0-NCS3	Chip Select Lines	Output	Low	_	_
NRD	Read Signal	Output	Low	_	_
NWE	Write Enable	Output	Low	_	_
	NAND F	lash Logic			
NANDOE	NAND Flash Output Enable	Output	Low	_	_
NANDWE	NAND Flash Write Enable	Output	Low	_	_
	High Speed Multimedia	a Card Interfa	ace - HSM	CI	
MCCK	Multimedia Card Clock	Output	_	_	_
MCCDA	Multimedia Card Slot A Command	I/O	_	_	_

Table 3-1. Signal Description List (Continued)

Signal Name	Function	Туре	Active Level	Voltage Reference	Comments
MCDA0-MCDA3	Multimedia Card Slot A Data	I/O	_	_	_
	Universal Synchronous Asynchro	nous Receiv	er Transm	itter USARTx	
SCKx	USARTx Serial Clock	I/O	_	_	_
TXDx	USARTx Transmit Data	I/O	_	_	_
RXDx	USARTx Receive Data	Input	_	_	_
RTSx	USARTx Request To Send	Output	_	_	_
CTSx	USARTx Clear To Send	Input	_	-	_
DTR1	USART1 Data Terminal Ready	Output	_	-	_
DSR1	USART1 Data Set Ready	Input	_	_	_
DCD1	USART1 Data Carrier Detect	Output	_	_	_
RI1	USART1 Ring Indicator	Input	_	_	_
	Synchronous Seri	al Controlle	r - SSC		
TD	SSC Transmit Data	Output	_	_	_
RD	SSC Receive Data	Input	_	_	_
TK	SSC Transmit Clock	I/O	_	_	_
RK	SSC Receive Clock	I/O	_	_	_
TF	SSC Transmit Frame Sync	I/O	_	_	_
RF	SSC Receive Frame Sync	I/O	_	_	_
	Timer/Co	unter - TC			
TCLKx	TC Channel x External Clock Input	Input	_	_	_
TIOAx	TC Channel x I/O Line A	I/O	_	_	_
TIOBx	TC Channel x I/O Line B	I/O	_	_	_
	Pulse Width Modulat	ion Controlle	er- PWMC	,	
PWMHx	PWM Waveform Output High for channel x	Output	_	-	_
PWMLx	PWM Waveform Output Low for channel x	Output	_	-	Only output in complementary mode when dead time insertion is enabled.
PWMFI0-2	PWM Fault Input	Input	_	_	PWMFI1 and PWMFI2 on SAM4S4/S2 only
	Serial Peripher	al Interface -	SPI		
MISO	Master In Slave Out	I/O	_	_	_
MOSI	Master Out Slave In	I/O	_	_	_
SPCK	SPI Serial Clock	I/O	_	_	_
SPI_NPCS0	SPI Peripheral Chip Select 0	I/O	Low	_	_
SPI_NPCS1 - SPI_NPCS3	SPI Peripheral Chip Select	Output	Low	_	_



Table 3-1. Signal Description List (Continued)

Signal Name	Function	Туре	Active Level	Voltage Reference	Comments	
Two-Wire Interface- TWI						
TWDx	TWIx Two-wire Serial Data	I/O	_	_	_	
TWCKx	TWIx Two-wire Serial Clock	I/O	_	_	_	
	Aı	nalog				
ADVREF	ADC, DAC and Analog Comparator Reference	Analog	_	_	_	
	12-bit Analog-to-D	gital Convert	er - ADC	1		
AD0-AD14	Analog Inputs	Analog, Digital	_	_	-	
ADTRG	ADC Trigger	Input	_	VDDIO	_	
	12-bit Digital-to-An	alog Convert	er - DAC			
DAC0-DAC1	Analog output	Analog, Digital	_	_	-	
DACTRG	DAC Trigger	Input	_	VDDIO	_	
	Fast Flash Program	nming Interfa	ce - FFPI			
PGMEN0- PGMEN2	Programming Enabling	Input	_	VDDIO	-	
PGMM0-PGMM3	Programming Mode	Input	_		_	
PGMD0-PGMD15	Programming Data	I/O	_		_	
PGMRDY	Programming Ready	Output	High		_	
PGMNVALID	Data Direction	Output	Low	VDDIO	_	
PGMNOE	Programming Read	Input	Low		_	
PGMCK	Programming Clock	Input	_		_	
PGMNCMD	Programming Command	Input	Low		_	
	USB Full S	Speed Device				
DDM	USB Full Speed Data -	Ameles			Reset State:	
DDP	USB Full Speed Data +	Analog, Digital	_	VDDIO	- USB Mode - Internal Pull-down ⁽³⁾	

Note:

- 1. Schmitt triggers can be disabled through PIO registers.
- 2. Some PIO lines are shared with system I/Os.
- 3. Refer to USB section of the product Electrical Characteristics for information on pull-down value in USB mode.
- 4. See "Typical Powering Schematics" section for restrictions on voltage range of analog cells.
- 5. TDO pin is set in input mode when the Cortex-M4 processor is not in debug mode. Thus the internal pull-up corresponding to this PIO line must be enabled to avoid current consumption due to floating input

4. Package and Pinout


SAM4S devices are pin-to-pin compatible with SAM3N, SAM3S products in 48-, 64- and 100-pin versions, SAM4N and SAM7S legacy products in 64-pin versions.

4.1 100-lead Packages and Pinouts

Refer to Table 1-1 and Table 1-2 for the overview of devices available in 100-lead packages.

4.1.1 100-lead LQFP Package Outline


Figure 4-1. Orientation of the 100-lead LQFP Package



4.1.2 100-ball TFBGA Package Outline

The 100-ball TFBGA package has a 0.8 mm ball pitch and respects Green Standards. Its dimensions are $9 \times 9 \times 1.1$ mm. Figure 4-2 shows the orientation of the 100-ball TFBGA package.


Figure 4-2. Orientation of the 100-ball TFBGA Package





4.1.3 100-ball VFBGA Package Outline

Figure 4-3. Orientation of the 100-ball VFBGA Package



4.1.4 100-lead LQFP Pinout

Table 4-1. SAM4SD32/SD16/SA16/S16/S8/S4/S2 100-lead LQFP Pinout

1	ADVREF
2	GND
3	PB0/AD4
4	PC29/AD13
5	PB1/AD5
6	PC30/AD14
7	PB2/AD6
8	PC31
9	PB3/AD7
10	VDDIN
11	VDDOUT
12	PA17/PGMD5/ AD0
13	PC26
1.1	PA18/PGMD6/
14	AD1
15	PA21/PGMD9/
10	AD8
16	VDDCORE
17	PC27
18	PA19/PGMD7/ AD2
19	PC15/AD11
20	PA22/PGMD10/
	AD9
21	PC13/AD10
22	PA23/PGMD11
23	PC12/AD12
24	PA20/PGMD8/
	AD3
25	PC0

SA16/S16/S8/S4/S2 100-lead			
26	GND		
27	VDDIO		
28	PA16/PGMD4		
29	PC7		
30	PA15/PGMD3		
31	PA14/PGMD2		
32	PC6		
33	PA13/PGMD1		
34	PA24/PGMD12		
35	PC5		
36	VDDCORE		
37	PC4		
38	PA25/PGMD13		
39	PA26/PGMD14		
40	PC3		
41	PA12/PGMD0		
42	PA11/PGMM3		
43	PC2		
44	PA10/PGMM2		
45	GND		
46	PA9/PGMM1		
47	PC1		
48	PA8/XOUT32/ PGMM0		
49	PA7/XIN32/ PGMNVALID		
50	VDDIO		

TDI/PB4		
PA6/PGMNOE		
PA5/PGMRDY		
PC28		
PA4/PGMNCMD		
VDDCORE		
PA27/PGMD15		
PC8		
PA28		
NRST		
TST		
PC9		
PA29		
PA30		
PC10		
PA3		
PA2/PGMEN2		
PC11		
VDDIO		
GND		
PC14		
PA1/PGMEN1		
PC16		
PA0/PGMEN0		
PC17		

76	TDO/TRACESWO/ PB5
77	JTAGSEL
78	PC18
79	TMS/SWDIO/PB6
80	PC19
81	PA31
82	PC20
83	TCK/SWCLK/PB7
84	PC21
85	VDDCORE
86	PC22
87	ERASE/PB12
88	DDM/PB10
89	DDP/PB11
90	PC23
91	VDDIO
92	PC24
93	PB13/DAC0
94	PC25
95	GND
96	PB8/XOUT
97	PB9/PGMCK/XIN
98	VDDIO
99	PB14/DAC1
100	VDDPLL



4.1.5 100-ball TFBGA Pinout

Table 4-2. SAM4SD32/SD16/SA16/S16/S8/S4/S2 100-ball TFBGA Pinout

A1	PB1/AD5
A2	PC29
A3	VDDIO
A4	PB9/PGMCK/XIN
A5	PB8/XOUT
A6	PB13/DAC0
A7	DDP/PB11
A8	DDM/PB10
A9	TMS/SWDIO/PB6
A10	JTAGSEL
B1	PC30
B2	ADVREF
В3	GNDANA
B4	PB14/DAC1
B5	PC21
В6	PC20
В7	PA31
В8	PC19
В9	PC18
B10	TDO/TRACESWO/ PB5
C1	PB2/AD6
C2	VDDPLL
C3	PC25
C4	PC23
C5	ERASE/PB12

SA16/S	16/S8/S4/S2 100-ball
C6	TCK/SWCLK/PB7
C7	PC16
C8	PA1/PGMEN1
C9	PC17
C10	PA0/PGMEN0
D1	PB3/AD7
D2	PB0/AD4
D3	PC24
D4	PC22
D5	GND
D6	GND
D7	VDDCORE
D8	PA2/PGMEN2
D9	PC11
D10	PC14
E1	PA17/PGMD5/ AD0
E2	PC31
E3	VDDIN
E4	GND
E5	GND
E6	NRST
E7	PA29/AD13
E8	PA30/AD14
E9	PC10
E10	PA3

F1	PA18/PGMD6/
	AD1
F2	PC26
F3	VDDOUT
F4	GND
F5	VDDIO
F6	PA27/PGMD15
F7	PC8
F8	PA28
F9	TST
F10	PC9
G1	PA21/PGMD9/AD8
G2	PC27
G3	PA15/PGMD3
G4	VDDCORE
G5	VDDCORE
G6	PA26/PGMD14
G7	PA12/PGMD0
G8	PC28
G9	PA4/PGMNCMD
G10	PA5/PGMRDY
H1	PA19/PGMD7/ AD2
H2	PA23/PGMD11
НЗ	PC7
H4	PA14/PGMD2
H5	PA13/PGMD1

H6	PC4
H7	PA11/PGMM3
Н8	PC1
Н9	PA6/PGMNOE
H10	TDI/PB4
J1	PC15/AD11
J2	PC0
J3	PA16/PGMD4
J4	PC6
J5	PA24/PGMD12
J6	PA25/PGMD13
J7	PA10/PGMM2
J8	GND
J9	VDDCORE
J10	VDDIO
K1	PA22/PGMD10/
KI	AD9
K2	PC13/AD10
K3	PC12/AD12
K4	PA20/PGMD8/
114	AD3
K5	PC5
K6	PC3
K7	PC2
K8	PA9/PGMM1
K9	PA8/XOUT32/ PGMM0
K10	PA7/XIN32/ PGMNVALID

4.1.6 100-ball VFBGA Pinout

Table 4-3. SAM4SD32/SD16/SA16/S16/S8/S4/S2 100-ball VFBGA Pinout

A1	ADVREF
A2	VDDPLL
А3	PB9/PGMCK/XIN
A4	PB8/XOUT
A5	JTAGSEL
A6	DDP/PB11
A7	DDM/PB10
A8	PC20
A9	PC19
A10	TDO/TRACESWO/ PB5
B1	GNDANA
B2	PC25
В3	PB14/DAC1
B4	PB13/DAC0
B5	PC23
В6	PC21
В7	TCK/SWCLK/PB7
В8	PA31
В9	PC18
B10	PC17
C1	PB0/AD4
C2	PC29
C3	PC24
C4	ERASE/PB12
C5	VDDCORE

/SA16/S	16/S8/S4/S2 100-ball
C6	PC9
C7	TMS/SWDIO/PB6
C8	PA1/PGMEN1
C9	PA0/PGMEN0
C10	PC16
D1	PB1/AD5
D2	PC30
D3	PC31
D4	PC22
D5	PC5
D6	PA29/AD13
D7	PA30/AD14
D8	GND
D9	PC14
D10	PC11
E1	VDDIN
E2	PB3/AD7
E3	PB2/AD6
E4	GND
E5	GND
E6	GND
E7	VDDIO
E8	PC10
E9	PA2/PGMEN2
E10	PA3

F1	VDDOUT
F2	PA18/PGMD6/
Γ2	AD1
F3	PA17/PGMD5/ AD0
F4	GND
F5	GND
F6	PC26
F7	PA4/PGMNCMD
F8	PA28
F9	TST
F10	PC8
G1	PC15/AD11
G2	PA19/PGMD7/ AD2
G3	PA21/AD8
G4	PA15/PGMD3
G5	PC3
G6	PA10/PGMM2
G7	PC1
G8	PC28
G9	NRST
G10	PA27
H1	PC13/AD10
H2	PA22/AD9
НЗ	PC27
H4	PA14/PGMD2
H5	PC4

H6	PA12/PGMD0
H7	PA9/PGMM1
Н8	VDDCORE
H9	PA6/PGMNOE
H10	PA5/PGMRDY
J1	PA20/AD3
J2	PC12/AD12
J3	PA16/PGMD4
J4	PC6
J5	PA24
J6	PA25
J7	PA11/PGMM3
J8	VDDCORE
J9	VDDCORE
J10	TDI/PB4
K1	PA23
K2	PC0
K3	PC7
K4	PA13/PGMD1
K5	PA26
K6	PC2
K7	VDDIO
K8	VDDIO
K9	PA8/XOUT32/ PGMM0
K10	PA7/XIN32/ PGMNVALID




64-lead Packages and Pinouts 4.2

Refer to Table 1-1 and Table 1-2 for the overview of devices available in 64-lead packages.


4.2.1 64-lead LQFP Package Outline

Figure 4-4. Orientation of the 64-lead LQFP Package




4.2.2 64-lead QFN Package Outline

Figure 4-5. Orientation of the 64-lead QFN Package



4.2.3 64-ball WLCSP Package Outline

Figure 4-6. Orientation of the 64-ball WLCSP Package



4.2.4 64-lead LQFP and QFN Pinout

Table 4-4. 64-pin SAM4SD32/SD16/SA16/S16/S8/S4/S2 Pinout

1	ADVREF
2	GND
3	PB0/AD4
4	PB1/AD5
5	PB2/AD6
6	PB3/AD7
7	VDDIN
8	VDDOUT
9	PA17/PGMD5/ AD <i>0</i>
10	PA18/PGMD6/ AD1
11	PA21/PGMD9/ AD8
12	VDDCORE
13	PA19/PGMD7/ AD2
14	PA22/PGMD10/ AD9
15	PA23/PGMD11
16	PA20/PGMD8/ AD3

GND
VDDIO
PA16/PGMD4
PA15/PGMD3
PA14/PGMD2
PA13/PGMD1
PA24/PGMD12
VDDCORE
PA25/PGMD13
PA26/PGMD14
PA12/PGMD0
PA11/PGMM3
PA10/PGMM2
PA9/PGMM1
PA8/XOUT32/ PGMM0
PA7/XIN32/ PGMNVALID

33	TDI/PB4
34	PA6/PGMNOE
35	PA5/PGMRDY
36	PA4/PGMNCMD
37	PA27/PGMD15
38	PA28
39	NRST
40	TST
41	PA29
42	PA30
43	PA3
44	PA2/PGMEN2
45	VDDIO
46	GND
47	PA1/PGMEN1
48	PA0/PGMEN0

49	TDO/TRACESWO/ PB5
50	JTAGSEL
51	TMS/SWDIO/PB6
52	PA31
53	TCK/SWCLK/PB7
54	VDDCORE
55	ERASE/PB12
56	DDM/PB10
57	DDP/PB11
58	VDDIO
59	PB13/DAC0
60	GND
61	XOUT/PB8
62	XIN/PGMCK/PB9
63	PB14/DAC1
64	VDDPLL

Note: The bottom pad of the QFN package must be connected to ground.



4.2.5 64-ball WLCSP Pinout

Table 4-5. SAM4S16/S8 64-ball WLCSP Pinout

PA31
PB7
VDDCORE
PB10
VDDIO
GND
PB9
PB14
PB5
JTAGSEL
PB6
PB11
PB13
VDDPLL
PB8
GND

C1	GND
C2	PA1
C3	PA0
C4	PB12
C5	ADVREF
C6	PB3
C7	PB1
C8	PB0
D1	VDDIO
D2	PA3
D3	PA30
D4	PA2
D5	PA13
D6	PA21
D7	PA17
D8	PB2

E1	PA29			
E2	TST			
E3	NRST			
E4	PA28			
E5	PA25			
E6	PA23			
E7	PA18			
E8	VDDIN			
F1	PA27			
F2	VDDCORE			
F3	PA4			
F4	PB4			
F5	PA26			
F6	PA16			
F7	PA22			
F8	VDDOUT			

PA5
PA6
PA9
PA11
VDDCORE
PA14
PA20
PA19
PA7
PA8
PA10
PA12
PA24
PA15
VDDIO
GND

Table 4-6. SAM4S4/S2 64-ball WLCSP Pinout

A1	PB5			
A2	PA31			
A3	VDDCORE			
A4	VDDIO			
A5	GND			
A6	PB8			
A7	PB9			
A8	ADVREF			
B1	PA1			
B2	JTAGSEL			
В3	PB10			
B4	PB11			
B5	PB13			
В6	VDDPLL			
B7	PB14			
B8	GNDANA			

C1	GND			
C2	PA0			
C3	PB7			
C4	PB12			
C5	PA10			
C6	PB0			
C7	PB2			
C8	PB1			
D1	VDDIO			
D1				
D2	PA2			
D2	PA2			
D2 D3	PA2 PA28			
D2 D3 D4	PA2 PA28 PB6			
D2 D3 D4 D5	PA2 PA28 PB6 PA26			

E2 PA30 E3 PA29 E4 PA27 E5 PA24 E6 PA18 E7 PA17 E8 VDDIN F1 TST F2 NRST F3 PA5 F4 PA6 F5 PA13 F6 PA22 F7 PA21 F8 VDDOUT	E1	PA3					
E4 PA27 E5 PA24 E6 PA18 E7 PA17 E8 VDDIN F1 TST F2 NRST F3 PA5 F4 PA6 F5 PA13 F6 PA22 F7 PA21	E2	PA30					
E5 PA24 E6 PA18 E7 PA17 E8 VDDIN F1 TST F2 NRST F3 PA5 F4 PA6 F5 PA13 F6 PA22 F7 PA21	E3	PA29					
E6 PA18 E7 PA17 E8 VDDIN F1 TST F2 NRST F3 PA5 F4 PA6 F5 PA13 F6 PA22 F7 PA21	E4	PA27					
E7 PA17 E8 VDDIN F1 TST F2 NRST F3 PA5 F4 PA6 F5 PA13 F6 PA22 F7 PA21	E5	PA24					
E8 VDDIN F1 TST F2 NRST F3 PA5 F4 PA6 F5 PA13 F6 PA22 F7 PA21	E6	PA18					
F1 TST F2 NRST F3 PA5 F4 PA6 F5 PA13 F6 PA22 F7 PA21	E7	PA17					
F2 NRST F3 PA5 F4 PA6 F5 PA13 F6 PA22 F7 PA21	E8	VDDIN					
F3 PA5 F4 PA6 F5 PA13 F6 PA22 F7 PA21	F1	TST					
F4 PA6 F5 PA13 F6 PA22 F7 PA21	F2	NRST					
F5 PA13 F6 PA22 F7 PA21	F3	PA5					
F6 PA22 F7 PA21	F4	PA6					
F7 PA21	F5	PA13					
	F6	PA22					
F8 VDDOUT	F7	PA21					
	F8	VDDOUT					


G1	VDDCORE
G2	PA4
G3	PA9
G4	PA11
G5	PA25
G6	PA14
G7	VDDIO
G8	PA19
H1	PB4
H2	PA7
Н3	PA8
H4	PA12
H5	VDDCORE
H6	PA15
H7	GND
H8	PA20

4.3 48-lead Packages and Pinouts

Refer to Table 1-1 for the overview of devices available in 48-lead packages.


4.3.1 48-lead LQFP Package Outline


Figure 4-7. Orientation of the 48-lead LQFP Package



4.3.2 48-lead QFN Package Outline

Figure 4-8. Orientation of the 48-lead QFN Package





TOP VIEW



4.3.3 48-lead LQFP and QFN Pinout

Table 4-7. SAM4S4/S2 48-pin LQFP and QFN Pinout

1	ADVREF	1	
2	GND	1	
3	PB0/AD4	1	
4	PB1/AD5	1	
5	PB2/AD6	1	
6	PB3/AD7	1	
7	VDDIN	1	
8	VDDOUT	2	
9	PA17/PGMD5/	2	
9	AD0		
10	PA18/PGMD6/	2	
10	AD1		
11	PA19/PGMD7/	2	
11	AD2		
12	PA20/AD3	2	

13	VDDIO		
14	PA16/PGMD4		
15	PA15/PGMD3		
16	PA14/PGMD2		
17	PA13/PGMD1		
18	VDDCORE		
19	PA12/PGMD0		
20	PA11/PGMM3		
21	PA10/PGMM2		
22	PA9/PGMM1		
23	PA8/XOUT32/		
23	PGMM0		
24	PA7/ <i>XIN3</i> 2/		
24	PGMNVALID		

25	TDI/PB4			
26	PA6/PGMNOE			
27	PA5/PGMRDY			
28	PA4/PGMNCMD			
29	NRST			
30	TST			
31	PA3			
32	PA2/PGMEN2			
33	VDDIO			
34	GND			
35	PA1/PGMEN1			
36	PA0/PGMEN0			

37	TDO/TRACESWO/ PB5			
38	JTAGSEL			
39	TMS/SWDIO/PB6			
40	TCK/SWCLK/PB7			
41	VDDCORE			
42	ERASE/PB12			
43	DDM/PB10			
44	DDP/PB11			
45	XOUT/PB8			
46	XIN/PB9/PGMCK			
47	VDDIO			
48	VDDPLL			

Note: The bottom pad of the QFN package must be connected to ground.

5. Power Considerations

5.1 Power Supplies

The SAM4S has several types of power supply pins:

- VDDCORE pins: Power the core, the first flash rail and the embedded memories and peripherals. Voltage ranges from 1.08V to 1.32V.
- VDDIO pins: Power the peripheral I/O lines (input/output buffers), the second Flash rail, USB transceiver, backup part, 32 kHz crystal oscillator and oscillator pads. Voltage ranges from 1.62V to 3.6V.
- VDDIN pin: Voltage regulator input, ADC, DAC and analog comparator power supply. Voltage ranges from 1.62V to 3.6V.
- VDDPLL pin: Powers the PLLA, PLLB, the fast RC and the 3 to 20 MHz oscillator. Voltage ranges from 1.08V to 1.32V.

5.2 Voltage Regulator

The SAM4S embeds a voltage regulator that is managed by the Supply Controller.

This internal regulator is designed to supply the internal core of SAM4S It features two operating modes:

- In Normal mode, the voltage regulator consumes less than 500 μA static current and draws 80 mA of output current. Internal adaptive biasing adjusts the regulator quiescent current depending on the required load current. In Wait Mode quiescent current is only 5 μA.
- In Backup mode, the voltage regulator consumes less than 1µA while its output (VDDOUT) is driven internally to GND. The default output voltage is 1.20V and the start-up time to reach Normal mode is less than 300 µs.

For adequate input and output power supply decoupling/bypassing, refer to the "Voltage Regulator" section in the "Electrical Characteristics" section of the datasheet.




5.3 Typical Powering Schematics

The SAM4S supports a 1.62V-3.6V single supply mode. The internal regulator input is connected to the source and its output feeds VDDCORE. Figure 5-1 below shows the power schematics.

As VDDIN powers the voltage regulator, the ADC, DAC and the analog comparator, when the user does not want to use the embedded voltage regulator, it can be disabled by software via the SUPC (note that this is different from Backup mode).

Figure 5-1. Single Supply




Note: Restrictions:

For USB, VDDIO needs to be greater than 3.0V.

For ADC and DAC, VDDIN needs to be greater than 2.4V.

Figure 5-2. Core Externally Supplied




Note: Restrictions:

For USB, VDDIO needs to be greater than 3.0V.

For ADC and DAC, VDDIN needs to be greater than 2.4V.

Figure 5-3 provides an example of the powering scheme when using a backup battery. Since the PIO state is preserved when in backup mode, any free PIO line can be used to switch off the external regulator by driving the PIO line at low level (PIO is input, pull-up enabled after backup reset). External wake-up of the system can be from a push button or any signal. See Section 5.6 "Wake-up Sources" for further details.

Figure 5-3. Backup Battery



5.4 Active Mode

Active mode is the normal running mode with the core clock running from the fast RC oscillator, the main crystal oscillator or the PLLA. The Power Management Controller can be used to adapt the frequency and to disable the peripheral clocks.

5.5 Low-power Modes

The SAM4S has the following low-power modes: backup mode, wait mode and sleep mode.

Note: The Wait For Event instruction (WFE) of the Cortex-M4 core can be used to enter any of the low-power modes, however, this may add complexity in the design of application state machines. This is due to the fact that the WFE
instruction goes along with an event flag of the Cortex core (cannot be managed by the software application). The
event flag can be set by interrupts, a debug event or an event signal from another processor. Since it is possible for an
interrupt to occur just before the execution of WFE, WFE takes into account events that happened in the past. As a
result, WFE prevents the device from entering wait mode if an interrupt event has occurred.

Atmel has made provision to avoid using the WFE instruction. The workarounds to ease application design are as follows:

- For backup mode, switch off the voltage regulator and configure the VROFF bit in the Supply Controller Control Register (SUPC_CR).
- For wait mode, configure the WAITMODE bit in the PMC Clock Generator Main Oscillator Register of the Power Management Controller (PMC)
- For sleep mode, use the Wait for Interrupt (WFI) instruction.

Complete information is available in Table 5-1 "Low-power Mode Configuration Summary".



5.5.1 Backup Mode

The purpose of backup mode is to achieve the lowest power consumption possible in a system which is performing periodic wake-ups to perform tasks but not requiring fast startup time. Total current consumption is 1 μ A typical (VDDIO = 1.8V at 25°C).

The Supply Controller, zero-power power-on reset, RTT, RTC, backup registers and 32 kHz oscillator (RC or crystal oscillator selected by software in the Supply Controller) are running. The regulator and the core supply are off.

The SAM4S can be awakened from this mode using the WKUP0-15 pins, the supply monitor (SM), the RTT or RTC wake-up event.

Backup mode is entered by writing a 1 to the VROFF bit of the Supply Controller Control Register (SUPC_CR) (A key is needed to write the VROFF bit, refer to the Supply Controller SUPC section of the product datasheet) and with the SLEEPDEEP bit in the Cortex-M4 System Control Register set to 1. (See the power management description in the ARM Cortex-M4 Processor section of the product datasheet).

To enter backup mode using the VROFF bit:

1. Write a 1 to the VROFF bit of SUPC CR.

To enter backup mode using the WFE instruction:

- 1. Write a 1 to the SLEEPDEEP bit of the Cortex-M4 processor.
- 2. Execute the WFE instruction of the processor.

In both cases, exit from backup mode happens if one of the following enable wake up events occurs:

- WKUPEN0–15 pins (level transition, configurable debouncing)
- Supply Monitor alarm
- RTC alarm
- RTT alarm

5.5.2 Wait Mode

The purpose of wait mode is to achieve very low power consumption while maintaining the whole device in a powered state for a startup time of less than 10 μ s. Current consumption in wait mode is typically 32 μ A (total current consumption) if the internal voltage regulator is used.

In this mode, the clocks of the core, peripherals and memories are stopped. However, the core, peripherals and memories power supplies are still powered. From this mode, a fast start up is available.

This mode is entered by setting the WAITMODE bit to 1 in the CKGR_MOR register in conjunction with FLPM = 0 or FLPM = 1 bits of the PMC_FSMR register or by the WFE instruction.

The Cortex-M4 is able to handle external or internal events in order to wake-up the core. This is done by configuring the external lines WUP0-15 as fast startup wake-up pins (refer to Section 5.7 "Fast Start-up"). RTC or RTT Alarm and USB wake-up events can be used to wake up the CPU.

To enter wait mode with WAITMODE bit:

- 1. Select the 4/8/12 MHz fast RC oscillator as Main Clock.
- 2. Set the FLPM field in the PMC Fast Startup Mode Register (PMC FSMR).
- 3. Set Flash wait state to 0.
- 4. Set the WAITMODE bit = 1 in PMC Main Oscillator Register (CKGR_MOR).
- Wait for Master Clock Ready MCKRDY = 1 in the PMC Status Register (PMC_SR).

To enter wait mode with WFE:

- 1. Select the 4/8/12 MHz fast RC oscillator as Main Clock.
- 2. Set the FLPM field in the PMC Fast Startup Mode Register (PMC_FSMR).



- 3. Set Flash wait state to 0.
- 4. Set the LPM bit in the PMC Fast Startup Mode Register (PMC_FSMR).
- 5. Execute the Wait-For-Event (WFE) instruction of the processor.

In both cases, depending on the value of the field Flash Low Power Mode (FLPM), the Flash enters three different modes:

- FLPM = 0 in Standby mode (Low consumption)
- FLPM = 1 in Deep power-down mode (Extra low consumption)
- FLPM = 2 in Idle mode. Memory ready for Read access

Table 5-1 summarizes the power consumption, wake-up time and system state in wait mode.

5.5.3 Sleep Mode

The purpose of sleep mode is to optimize power consumption of the device versus response time. In this mode, only the core clock is stopped. The peripheral clocks can be enabled. The current consumption in this mode is application dependent.

This mode is entered via Wait for Interrupt (WFI) or WFE instructions.

The processor can be awakened from an interrupt if the WFI instruction of the Cortex-M4 is used or from an event if the WFE instruction is used.

5.5.4 Low-power Mode Summary Table

The modes detailed above are the main low-power modes. Each part can be set to on or off separately and wake up sources can be individually configured. Table 5-1 below shows a summary of the configurations of the low-power modes.



Table 5-1. Low-power Mode Configuration Summary

Mode	SUPC, 32 kHz Osc, RTC, RTT Backup Registers, POR (Backup Region)	Regulator	Core Memory Peripherals	Mode Entry	Potential Wake Up Sources	Core at Wake Up	PIO State while in Low- Power Mode	PIO State at Wake Up	Consumption	Wake-up
Backup Mode	ON	OFF	OFF (Not powered)	VROFF = 1 or WFE + SLEEPDEEP = 1	WKUP0-15 pins SM alarm RTC alarm RTT alarm	Reset	Previous state saved	PIOA & PIOB & PIOC Inputs with pull ups	1 μA typ ⁽⁴⁾	< 1 ms
Wait Mode w/Flash in Standby Mode	ON	ON	Powered (Not clocked)	WAITMODE = 1 + FLPM = 0 or WFE + SLEEPDEEP = 0 + LPM = 1 + FLPM = 0	Any Event from: Fast startup through WKUP0-15 pins RTC alarm RTT alarm USB wake-up	Clocked	Previous state saved	Unchanged	32.2 µA ⁽⁵⁾	< 10 µs
Wait Mode w/Flash in Deep Power Down Mode	ON	ON	Powered (Not clocked)	WAITMODE = 1 + FLPM = 1 or WFE + SLEEPDEEP = 0 + LPM = 1 + FLPM = 1	Any Event from: Fast startup through WKUP0-15 pins RTC alarm RTT alarm USB wake-up	Clocked back	Previous state saved	Unchanged	27.6 μΑ	< 100 µs
Sleep Mode	ON	ON	Powered ⁽⁶⁾ (Not clocked)	WFE or WFI + SLEEPDEEP = 0 + LPM = 0	Entry mode =WFI Interrupt Only; Entry mode =WFE Any Enabled Interrupt and/or Any Event from: Fast start-up through WKUP0-15 pins RTC alarm RTT alarm USB wake-up	Clocked back	Previous state saved	Unchanged	(7)	(7)

Notes: 1. The external loads on PIOs are not taken into account in the calculation.

- 2. Supply Monitor current consumption is not included.
- 3. When considering wake-up time, the time required to start the PLL is not taken into account. Once started, the device works with the 4/8/12 MHz fast RC oscillator. The user has to add the PLL start-up time if it is needed in the system. The wake-up time is defined as the time taken for wake up until the first instruction is fetched.
- 4. Total consumption 1 μA typ to 1.8V on VDDIO at 25°C.
- 5. 20.4 μA on VDDCORE, 32.2 μA for total current consumption.
- 6. Depends on MCK frequency.
- 7. Depends on MCK frequency. In this mode, the core is supplied but some peripherals can be clocked.

5.6 Wake-up Sources

The wake-up events allow the device to exit the backup mode. When a wake-up event is detected, the Supply Controller performs a sequence which automatically reenables the core power supply and the SRAM power supply, if they are not already enabled.

5.7 Fast Start-up

The SAM4S allows the processor to restart in a few microseconds while the processor is in wait mode. A fast start-up can occur upon detection of a low level on one of the 19 wake-up inputs (WKUP0 to 15 + USB + RTC + RTT).

The fast restart circuitry is fully asynchronous and provides a fast start-up signal to the Power Management Controller. As soon as the fast start-up signal is asserted, the PMC automatically restarts the embedded 4/8/12 MHz Fast RC oscillator, switches the master clock on this 4 MHz clock and reenables the processor clock.



6. Input/Output Lines

The SAM4S has several kinds of input/output (I/O) lines such as general purpose I/Os (GPIO) and system I/Os. GPIOs can have alternate functionality due to multiplexing capabilities of the PIO controllers. The same PIO line can be used whether in I/O mode or by the multiplexed peripheral. System I/Os include pins such as test pins, oscillators, erase or analog inputs.

6.1 General Purpose I/O Lines

GPIO Lines are managed by PIO controllers. All I/Os have several input or output modes such as pull-up or pull-down, input Schmitt triggers, multi-drive (open-drain), glitch filters, debouncing or input change interrupt. Programming of these modes is performed independently for each I/O line through the PIO controller user interface. For more details, refer to the product "PIO Controller" section.


Some GPIOs can have alternate function as analog input. When the GPIO is set in analog mode, all digital features of the I/O are disabled.

The input/output buffers of the PIO lines are supplied through VDDIO power supply rail.

The SAM4S embeds high-speed pads able to handle up to 70 MHz for HSMCI (MCK/2), 70 MHz for SPI clock lines and 46 MHz on other lines. See the AC Characteristics section of the electrical characteristics. Typical pull-up and pull-down value is 100 $k\Omega$ for all I/Os.

Each I/O line also embeds an ODT (On-Die Termination), (see Figure 6-1 below). It consists of an internal series resistor termination scheme for impedance matching between the driver output (SAM4S) and the PCB trace impedance preventing signal reflection. The series resistor helps to reduce IOs switching current (di/dt) thereby reducing in turn, EMI. It also decreases overshoot and undershoot (ringing) due to inductance of interconnect between devices or between boards. In conclusion ODT helps diminish signal integrity issues.

Figure 6-1. On-Die Termination



6.2 System I/O Lines

System I/O lines are pins used by oscillators, test mode, reset and JTAG. Table 6-1 provides the SAM4S system I/O lines shared with PIO lines.

These pins are software configurable as general-purpose I/O or system pins. At startup, the default function of these pins is always used.

Notes:

- 1. If PB12 is used as PIO input in user applications, a low level must be ensured at startup to prevent Flash erase before the user application sets PB12 into PIO mode,
- 2. Refer to the section "Slow Clock Generator" of the "Supply Controller (SUPC)".
- 3. Refer to the section "3 to 20 MHZ Crystal Oscillator" of the "Power Management Controller (PMC)".



Table 6-1. System I/O Configuration Pin List.

SYSTEM_IO Bit Number	Default Function After Reset	Other Function	Constraints For Normal Start	Configuration		
12	ERASE	PB12	Low Level at startup ⁽¹⁾			
10	DDM	PB10	-			
11	DDP	PB11	-	In Matrix User Interface Registers		
7	TCK/SWCLK	PB7	-	(Refer to the System I/O		
6	TMS/SWDIO	PB6	-	Configuration Register in the "Bus Matrix" section of the datasheet.)		
5	TDO/TRACESWO	PB5	-			
4	TDI	PB4	-			
-	PA7	XIN32	-	See footnote (2) below		
-	PA8	XOUT32	-	See rootnote -> below		
-	PB9	XIN	-	0 6 (3)		
-	PB8	XOUT	-	See footnote (3) below		

6.2.1 Serial Wire JTAG Debug Port (SWJ-DP) Pins

The SWJ-DP pins are TCK/SWCLK, TMS/SWDIO, TDO/SWO, TDI and commonly provided on a standard 20-pin JTAG connector defined by ARM. For more details about voltage reference and reset state, refer to Table 3-1 on page 13.

At startup, SWJ-DP pins are configured in SWJ-DP mode to allow connection with debugging probe. Please refer to the "Debug and Test" Section of the product datasheet.

SWJ-DP pins can be used as standard I/Os to provide users more general input/output pins when the debug port is not needed in the end application. Mode selection between SWJ-DP mode (System IO mode) and general IO mode is performed through the AHB Matrix Special Function Registers (MATRIX_SFR). Configuration of the pad for pull-up, triggers, debouncing and glitch filters is possible regardless of the mode.

The JTAG pin and PA7 pin are used to select the JTAG Boundary Scan when asserted JTAGSEL at a high level and PA7 at low level. It integrates a permanent pull-down resistor of about 15 k Ω to GND, so that it can be left unconnected for normal operations.

By default, the JTAG Debug Port is active. If the debugger host wants to switch to the Serial Wire Debug Port, it must provide a dedicated JTAG sequence on TMS/SWDIO and TCK/SWCLK which disables the JTAG-DP and enables the SW-DP. When the Serial Wire Debug Port is active, TDO/TRACESWO can be used for trace.

The asynchronous TRACE output (TRACESWO) is multiplexed with TDO. So the asynchronous trace can only be used with SW-DP, not JTAG-DP. For more information about SW-DP and JTAG-DP switching, please refer to the "Debug and Test" Section.

6.3 Test Pin

The TST pin is used for JTAG Boundary Scan Manufacturing Test or Fast Flash programming mode of the SAM4S series. The TST pin integrates a permanent pull-down resistor of about 15 k Ω to GND, so that it can be left unconnected for normal operations. To enter fast programming mode, see the Fast Flash Programming Interface (FFPI) section. For more on the manufacturing and test mode, refer to the "Debug and Test" section of the product datasheet.



6.4 NRST Pin

The NRST pin is bidirectional. It is handled by the on-chip reset controller and can be driven low to provide a reset signal to the external components or asserted low externally to reset the microcontroller. It will reset the Core and the peripherals except the Backup region (RTC, RTT and Supply Controller). There is no constraint on the length of the reset pulse and the reset controller can guarantee a minimum pulse length. The NRST pin integrates a permanent pull-up resistor to VDDIO of about 100 k Ω . By default, the NRST pin is configured as an input.

6.5 ERASE Pin

The ERASE pin is used to reinitialize the Flash content (and some of its NVM bits) to an erased state (all bits read as logic level 1). It integrates a pull-down resistor of about 100 k Ω to GND, so that it can be left unconnected for normal operations.

This pin is debounced by SCLK to improve the glitch tolerance. To avoid unexpected erase at power-up, a minimum ERASE pin assertion time is required. This time is defined in Table 44-72 "AC Flash Characteristics(1)".

The ERASE pin is a system I/O pin and can be used as a standard I/O. At startup, the ERASE pin is not configured as a PIO pin. If the ERASE pin is used as a standard I/O, startup level of this pin must be low to prevent unwanted erasing. Refer to Section 11.2 "Peripheral Signal Multiplexing on I/O Lines" on page 50. Also, if the ERASE pin is used as a standard I/O output, asserting the pin to low does not erase the Flash.

6.6 Anti-tamper Pins/Low-power Tamper Detection


WKUP0 and WKUP1 generic wake-up pins can be used as anti-tamper pins. Anti-tamper pins detect intrusion, for example, into a housing box. Upon detection through a tamper switch, automatic, asynchronous and immediate clear of registers in the backup area will be performed. Anti-tamper pins can be used in all power modes (back-up/wait/sleep/active). Anti-tampering events can be programmed so that half of the General Purpose Backup Registers (GPBR) are erased automatically. See "Supply Controller" section for further description.

RTCOUT0 and RTCOUT1 pins can be used to generate waveforms from the RTC in order to take advantage of the RTC inherent prescalers while the RTC is the only powered circuitry (low-power mode, backup mode) or in any active mode. Entering backup or low-power modes does not affect the waveform generation outputs. Antitampering pin detection can be synchronized with this signal.



7. Product Mapping

Figure 7-1. SAM4S Product Mapping





8. Memories

8.1 Embedded Memories

8.1.1 Internal SRAM

The SAM4SD32 device (2x1024 Kbytes) embeds a total of 160 Kbytes of high-speed SRAM.

The SAM4SD16 device (2x512Kbytes)embeds a total of 160 Kbytes of high-speed SRAM.

The SAM4SA16 device (1024 Kbytes) embeds a total of 160 Kbytes of high-speed SRAM.

The SAM4S16 device (1024 Kbytes) embeds a total of 128 Kbytes of high-speed SRAM.

The SAM4S8 device (512 Kbytes) embeds a total of 128 Kbytes of high-speed SRAM.

The SAM4S4 device (128 Kbytes) embeds a total of 64 Kbytes of high-speed SRAM.

The SAM4S2 device (64 Kbytes) embeds a total of 64 Kbytes of high-speed SRAM.

The SRAM is accessible over system Cortex-M4 bus at address 0x2000 0000.

The SRAM is in the bit band region. The bit band alias region is from 0x2200 0000 to 0x23FF FFFF.

8.1.2 Internal ROM

The SAM4S embeds an internal ROM, which contains the SAM boot assistant (SAM-BA®), in-application programming routines (IAP) and Fast Flash Programming Interface (FFPI).

At any time, the ROM is mapped at address 0x0080 0000.

8.1.3 Embedded Flash


8.1.3.1 Flash Overview

The memory is organized in sectors. Each sector has a size of 64 Kbytes. The first sector of 64 Kbytes is divided into 3 smaller sectors.

The three smaller sectors are organized to consist of 2 sectors of 8 Kbytes and 1 sector of 48 Kbytes. Refer to Figure 8-1, "Global Flash Organization" below.



Figure 8-1. Global Flash Organization



Each sector is organized in pages of 512 bytes.

For sector 0:


- The smaller sector 0 has 16 pages of 512 bytes
- The smaller sector 1 has 16 pages of 512 bytes
- The larger sector has 96 pages of 512 bytes

From Sector 1 to n:

The rest of the array is composed of 64-Kbyte sectors of 128 pages, each page of 512 bytes. Refer to Figure 8-2, "Flash Sector Organization" below.



Figure 8-2. Flash Sector Organization




Flash size varies by product:

- SAM4S2: the Flash size is 128 Kbytes in a single plane
- SAM4S4: the Flash size is 256 Kbytes in a single plane
- SAM4S8/S16: the Flash size is 512 Kbytes in a single plane
 - Internal Flash address is 0x0040_0000
- SAM4SD16/SA16: the Flash size is 2 x 512 Kbytes
 - Internal Flash0 address is 0x0040_0000
 - Internal Flash1 address is 0x0048 0000
- SAM4SD32: the Flash size is 2 x 1024 Kbytes
 - Internal Flash0 address is 0x0040_0000
 - Internal Flash1 address is 0x0050_0000

Refer to Figure 8-3, "Flash Size" below for the organization of the Flash depending on its size.

Figure 8-3. Flash Size



The following erase commands can be used depending on the sector size:

- 8 Kbyte small sector
 - Erase and write page (EWP)
 - Erase and write page and lock (EWPL)
 - Erase sector (ES) with FARG set to a page number in the sector to erase
 - Erase pages (EPA) with FARG [1:0] = 0 to erase four pages or FARG [1:0] = 1 to erase eight pages.
 FARG [1:0] = 2 and FARG [1:0] = 3 must not be used.
- 48 Kbyte and 64 Kbyte sectors
 - One block of 8 pages inside any sector, with the command Erase pages (EPA) with FARG[1:0] = 1
 - One block of 16 pages inside any sector, with the command Erase pages (EPA) and FARG[1:0] = 2
 - One block of 32 pages inside any sector, with the command Erase pages (EPA) and FARG[1:0] = 3
 - One sector with the command Erase sector (ES) and FARG set to a page number in the sector to erase
- Entire memory plane
 - The entire Flash, with the command Erase all (EA)

The Write commands of the Flash cannot be used under 330 kHz.

8.1.3.2 Enhanced Embedded Flash Controller

The Enhanced Embedded Flash Controller manages accesses performed by the masters of the system. It enables reading the Flash and writing the write buffer. It also contains a User Interface, mapped on the APB.

The Enhanced Embedded Flash Controller ensures the interface of the Flash block.

It manages the programming, erasing, locking and unlocking sequences of the Flash using a full set of commands.

One of the commands returns the embedded Flash descriptor definition that informs the system about the Flash organization, thus making the software generic.

8.1.3.3 Flash Speed

The user must set the number of wait states depending on the frequency used.

For more details, refer to the "AC Characteristics" sub-section of the product "Electrical Characteristics".



8.1.3.4 Lock Regions

Several lock bits are used to protect write and erase operations on lock regions. A lock region is composed of several consecutive pages, and each lock region has its associated lock bit.

Table 8-1. Lock Bit Number

Device Name	Number of Lock Bits	Lock Region Size
SAM4SD32	256 (128 + 128)	8 Kbytes
SAM4SD16	128 (64 + 64)	8 Kbytes
SAM4S16/SA16	128	8 Kbytes
SAM4S8	64	8 Kbytes
SAM4S4	32	8 Kbytes
SAM4S2	16	8 Kbytes

If a locked region erase or program command occurs, the command is aborted and the EEFC triggers an interrupt.

The lock bits are software programmable through the EEFC User Interface. The command "Set Lock Bit" enables the protection. The command "Clear Lock Bit" unlocks the lock region.

Asserting the ERASE pin clears the lock bits, thus unlocking the entire Flash.

8.1.3.5 Security Bit

The SAM4SD32 /SD16/S16/SA16/S8 /S4/S2 feature one security bit based on a specific General Purpose NVM bit (GPNVM bit 0). When the security bit is enabled, any access to the Flash, SRAM, core registers and internal peripherals through the ICE interface or through the Fast Flash Programming Interface, is forbidden. This ensures the confidentiality of the code programmed in the Flash.

This security bit can only be enabled through the command "Set General Purpose NVM Bit 0" of the EEFC User Interface. Disabling the security bit can only be achieved by asserting the ERASE pin at 1, and after a full Flash erase is performed. When the security bit is deactivated, all accesses to the Flash, SRAM, Core registers, Internal Peripherals are permitted.

The ERASE pin integrates a permanent pull-down. Consequently, it can be left unconnected during normal operation. However, it is recommended, in harsh environment, to connect it directly to GND if the erase operation is not used in the application.

To avoid unexpected erase at power-up, a minimum ERASE pin assertion time is required. This time is defined in Table 44-72 "AC Flash Characteristics⁽¹⁾".

The erase operation is not performed when the system is in Wait mode with the Flash in deep-power-down mode.

To make sure that the erase operation is performed after power-up, the system must not reconfigure the ERASE pin as GPIO or enter Wait mode with Flash in Deep-power-down mode before the ERASE pin assertion time has elapsed.

With the following sequence, in any case, the erase operation is performed:

- 1. Assert the ERASE pin (High)
- 2. Assert the NRST pin (Low)
- 3. Power cycle the device
- 4. Maintain the ERASE pin high for at least the minimum assertion time.

8.1.3.6 Calibration Bits

NVM bits are used to calibrate the brownout detector and the voltage regulator. These bits are factory configured and cannot be changed by the user. The ERASE pin has no effect on the calibration bits.



8.1.3.7 Unique Identifier

Each device integrates its own 128-bit unique identifier. These bits are factory-configured and cannot be changed by the user. The ERASE pin has no effect on the unique identifier.

8.1.3.8 User Signature

Each device contains a user signature of 512 bytes. It can be used by the user to store user information such as trimming, keys, etc., that the customer does not want to be erased by asserting the ERASE pin or by software ERASE command. Read, write and erase of this area is allowed.

8.1.3.9 Fast Flash Programming Interface

The Fast Flash Programming Interface allows programming the device through a multiplexed fully-handshaked parallel port. It allows gang programming with market-standard industrial programmers.

The FFPI supports read, page program, page erase, full erase, lock, unlock and protect commands.

8.1.3.10 SAM-BA Boot

The SAM-BA Boot is a default Boot Program which provides an easy way to program in-situ the on-chip Flash memory.

The SAM-BA Boot Assistant supports serial communication via the UART and USB.

The SAM-BA Boot provides an interface with SAM-BA Graphic User Interface (GUI).

The SAM-BA Boot is in ROM and is mapped in Flash at address 0x0 when GPNVM bit 1 is set to 0.

8.1.3.11 **GPNVM** Bits

The SAM4S16/S8/S4/S2 feature two GPNVM bits.

The SAM4SA16/SD32/SD16 feature three GPNVM bits, coming from Flash 0, that can be cleared or set, respectively, through the "Clear GPNVM Bit" and "Set GPNVM Bit" commands of the EEFC0 User Interface.

There is no GPNVM bit on Flash 1.

The GPNVM0 is the security bit.

The GPNVM1 is used to select the boot mode (boot always at 0x00) on ROM or Flash.

The SAM4SD32/16 embeds an additional GPNVM bit, GPNVM2. GPNVM2 is used only to swap the Flash 0 and Flash 1. If GPNVM2 is ENABLE, the Flash 1 is mapped at address 0x0040_0000 (Flash 1 and Flash 0 are continuous). If GPNVM2 is DISABLE, the Flash 0 is mapped at address 0x0040_0000 (Flash 0 and Flash 1 are continuous).

Table 8-2. General-purpose Non volatile Memory Bits

Device Name	GPNVM0	GPNVM1	GPNVM2
SAM4SD32			
SAM4SD16			Flash Selection (Flash 0 or Flash 1)
SAM4SA16			
SAM4S16	Security Bit	Boot Mode Selection	
SAM4S8			Not evailable
SAM4S4			Not available
SAM4S2			



8.1.4 Boot Strategies

The system always boots at address 0x0. To ensure maximum boot possibilities, the memory layout can be changed using GPNVM bits.

A general-purpose NVM (GPNVM) bit is used to boot either on the ROM (default) or from the Flash.

The GPNVM bit can be cleared or set respectively through the commands "Clear GPNVM Bit" and "Set GPNVM Bit" of the EEFC User Interface.

Setting GPNVM1 selects the boot from the Flash. Clearing it selects the boot from the ROM. Asserting ERASE clears the GPNVM1 and thus selects the boot from the ROM by default.

Setting the GPNVM2 selects Flash 1, clearing it selects the boot from Flash 0. Asserting ERASE clears GPNVM2 and thus selects the boot from Flash 0 by default. GPNVM2 is available only on SAM4SD32/SD16/SA16.



8.2 External Memories

The SAM4S features one External Bus Interface to provide an interface to a wide range of external memories and to any parallel peripheral.

8.2.1 Static Memory Controller

- 16-Mbyte Address Space per Chip Select
- 8- bit Data Bus
- Word, Halfword, Byte Transfers
- Programmable Setup, Pulse And Hold Time for Read Signals per Chip Select
- Programmable Setup, Pulse And Hold Time for Write Signals per Chip Select
- Programmable Data Float Time per Chip Select
- External Wait Request
- Automatic Switch to Slow Clock Mode
- Asynchronous Read in Page Mode Supported: Page Size Ranges from 4 to 32 Bytes
- NAND Flash additional logic supporting NAND Flash with Multiplexed Data/Address buses
- Hardware Configurable number of chip selects from 1 to 4
- Programmable timing on a per chip select basis



9. Real Time Event Management

The events generated by peripherals are designed to be directly routed to peripherals managing/using these events without processor intervention. Peripherals receiving events contain logic by which to select the one required.

9.1 Embedded Characteristics

- Timers, PWM, IO peripherals generate event triggers which are directly routed to event managers such as ADC or DACC, for example, to start measurement/conversion without processor intervention.
- UART, USART, SPI, TWI, SSC, PWM, HSMCI, ADC, DACC, PIO also generate event triggers directly connected to Peripheral DMA Controller (PDC) for data transfer without processor intervention.
- Parallel capture logic is directly embedded in PIO and generates trigger event to Peripheral DMA Controller to capture data without processor intervention.
- PWM security events (faults) are in combinational form and directly routed from event generators (ADC, ACC, PMC, TIMER) to PWM module.
- PMC security event (clock failure detection) can be programmed to switch the MCK on reliable main RC internal clock without processor intervention.



9.2 Real Time Event Mapping List

Table 9-1. Real Time Event Mapping List

Event Generator	Event Manager	Function
IO (WKUP0/1)	General Purpose Backup Register (GPBR)	Security / Immediate GPBR clear (asynchronous) on Tamper detection through WKUP0/1 IO pins.
Power Management Controller (PMC)	PMC	Safety / Automatic switch to reliable main RC oscillator in case of main crystal clock failure
PMC	Pulse Width Modulation(PWM)	Safety / Puts the PWM outputs in safe mode (main crystal clock failure detection)
Analog Comparator Controller (ACC)	PWM	Safety / Puts the PWM outputs in safe mode (overcurrent sensor, etc.)
Analog-to-Digital Converter (ADC)	PWM	Safety / Puts the PWM outputs in safe mode (overspeed,overcurrent detection, etc.)
Timer Counter (TC)	PWM	Safety / Puts the PWM outputs in safe mode (overspeed detection through timer quadrature decoder)
Ю	PWM	Safety / Puts the PWM outputs in safe mode (general purpose fault inputs)
Ю	Parallel Capture (PC)	PC is embedded in PIO (capture image from sensor directly to system memory)
IO (ADTRG)	ADC	Trigger for measurement. Selection in ADC module
TC Output 0	ADC	Trigger for measurement. Selection in ADC module
TC Output 1	ADC	Trigger for measurement. Selection in ADC module
TC Output 2	ADC	Trigger for measurement. Selection in ADC module
PWM Event Line 0	ADC	Trigger for measurement. PWM contains a programmable delay for this trigger.
PWM Event Line 1	ADC	Trigger for measurement. PWM contains a programmable delay for this trigger.
IO (DATRG)	DACC (Digital-Analog Converter Controller)	Trigger for conversion. Selection in DAC module
TC Output 0	DACC	Trigger for conversion. Selection in DAC module
TC Output 1	DACC	Trigger for conversion. Selection in DAC module
TC Output 2	DACC	Trigger for conversion. Selection in DAC module
PWM Event Line 0	DACC	Trigger for conversion. Selection in DAC module
PWM Event Line 1	DACC	Trigger for conversion. Selection in DAC module



10. System Controller

The System Controller is a set of peripherals which allows handling of key elements of the system, such as power, resets, clocks, time, interrupts, watchdog, etc...

10.1 System Controller and Peripheral Mapping

Refer to Figure 7-1, "SAM4S Product Mapping".

All the peripherals are in the bit band region and are mapped in the bit band alias region.

10.2 Power-on-Reset, Brownout and Supply Monitor

The SAM4S embeds three features to monitor, warn and/or reset the chip:

- Power-on-Reset on VDDIO
- Brownout Detector on VDDCORE
- Supply Monitor on VDDIO

10.2.1 Power-on-Reset

The Power-on-Reset monitors VDDIO. It is always activated and monitors voltage at start up but also during power down. If VDDIO goes below the threshold voltage, the entire chip is reset. For more information, refer to the Electrical Characteristics section of the datasheet.

10.2.2 Brownout Detector on VDDCORE

The Brownout Detector monitors VDDCORE. It is active by default. It can be deactivated by software through the Supply Controller (SUPC_MR). It is especially recommended to disable it during low-power modes such as wait or sleep modes.

If VDDCORE goes below the threshold voltage, the reset of the core is asserted. For more information, refer to the Supply Controller (SUPC) and Electrical Characteristics sections of the datasheet.

10.2.3 Supply Monitor on VDDIO

The Supply Monitor monitors VDDIO. It is not active by default. It can be activated by software and is fully programmable with 16 steps for the threshold (between 1.6V to 3.4V). It is controlled by the Supply Controller (SUPC). A sample mode is possible. It allows to divide the supply monitor power consumption by a factor of up to 2048. For more information, refer to the SUPC and Electrical Characteristics sections of the datasheet.



11. Peripherals

11.1 Peripheral Identifiers

Table 11-1 defines the Peripheral Identifiers of the SAM4S. A peripheral identifier is required for the control of the peripheral interrupt with the Nested Vectored Interrupt Controller and control of the peripheral clock with the Power Management Controller.

Table 11-1. Peripheral Identifiers

Table 11-1.	Peripheral Identifiers			
Instance ID	Instance Name	NVIC Interrupt	PMC Clock Control	Instance Description
0	SUPC	X		Supply Controller
1	RSTC	X		Reset Controller
2	RTC	X		Real-Time Clock
3	RTT	Х		Real-Time Timer
4	WDT	Х		Watchdog Timer
5	PMC	Х		Power Management Controller
6	EEFC0	Х		Enhanced Embedded Flash Controller 0
7	EEFC1	-		Enhanced Embedded Flash Controller 1
8	UART0	х	х	UART 0
9	UART1	х	х	UART 1
10	SMC	-	х	Static Memory Controller
11	PIOA	х	х	Parallel I/O Controller A
12	PIOB	х	х	Parallel I/O Controller B
13	PIOC	х	х	Parallel I/O Controller C
14	USART0	х	Х	USART 0
15	USART1	х	х	USART 1
16	-	-	-	Reserved
17	-	-	-	Reserved
18	HSMCI	х	х	Multimedia Card Interface
19	TWIO	х	х	Two-Wire Interface 0
20	TWI1	х	х	Two-Wire Interface 1
21	SPI	х	х	Serial Peripheral Interface
22	SSC	х	х	Synchronous Serial Controller
23	TC0	Х	х	Timer/Counter 0
24	TC1	х	х	Timer/Counter 1
25	TC2	х	х	Timer/Counter 2
26	TC3	х	Х	Timer/Counter 3
27	TC4	х	Х	Timer/Counter 4
28	TC5	х	Х	Timer/Counter 5
29	ADC	х	х	Analog-to-Digital Converter
30	DACC	х	Х	Digital-to-Analog Converter
	1	1		·



Table 11-1. Peripheral Identifiers (Continued)

Instance ID	Instance Name	NVIC Interrupt	PMC Clock Control	Instance Description
31	PWM	x	x	Pulse Width Modulation
32	CRCCU	X	X	CRC Calculation Unit
33	ACC	х	х	Analog Comparator
34	UDP	х	Х	USB Device Port

11.2 Peripheral Signal Multiplexing on I/O Lines

The SAM4S features two PIO controllers on 64-pin versions (PIOA and PIOB) or three PIO controllers on the 100-pin version (PIOA, PIOB and PIOC), that multiplex the I/O lines of the peripheral set.

The SAM4S 64-pin and 100-pin PIO controllers control up to 32 lines. Each line can be assigned to one of three peripheral functions: A, B or C. The multiplexing tables in the following paragraphs define how the I/O lines of the peripherals A, B and C are multiplexed on the PIO Controllers. The column "Comments" has been inserted in this table for the user's own comments; it may be used to track how pins are defined in an application.

Note that some peripheral functions which are output only, might be duplicated within the tables.

11.2.1 PIO Controller A Multiplexing

Table 11-2. Multiplexing on PIO Controller A (PIOA)

I/O Line	Peripheral A	Peripheral B	Peripheral C	Peripheral D ⁽¹⁾	Extra Function	System Function	Comments
PA0	PWMH0	TIOA0	A17		WKUP0		
PA1	PWMH1	TIOB0	A18		WKUP1		
PA2	PWMH2	SCK0	DATRG		WKUP2		
PA3	TWD0	NPCS3					
PA4	TWCK0	TCLK0			WKUP3		
PA5	RXD0	NPCS3			WKUP4		
PA6	TXD0	PCK0					
PA7	RTS0	PWMH3				XIN32	
PA8	CTS0	ADTRG			WKUP5	XOUT32	
PA9	URXD0	NPCS1	PWMFI0		WKUP6		
PA10	UTXD0	NPCS2	PWMFI1 ⁽¹⁾				
PA11	NPCS0	PWMH0			WKUP7		
PA12	MISO	PWMH1					
PA13	MOSI	PWMH2					
PA14	SPCK	PWMH3			WKUP8		
PA15	TF	TIOA1	PWML3		WKUP14/PIODCEN1		
PA16	TK	TIOB1	PWML2		WKUP15/PIODCEN2		
PA17	TD	PCK1	PWMH3		AD0		
PA18	RD	PCK2	A14	PWMFI2 ⁽¹⁾	AD1		
PA19	RK	PWML0	A15		AD2/WKUP9		
PA20	RF	PWML1	A16		AD3/WKUP10		
PA21	RXD1	PCK1			AD8		64-/100-pin versions
PA22	TXD1	NPCS3	NCS2		AD9		64-/100-pin versions
PA23	SCK1	PWMH0	A19		PIODCCLK		64-/100-pin versions
PA24	RTS1	PWMH1	A20		PIODC0		64-/100-pin versions
PA25	CTS1	PWMH2	A23		PIODC1		64-/100-pin versions
PA26	DCD1	TIOA2	MCDA2		PIODC2		64-/100-pin versions
PA27	DTR1	TIOB2	MCDA3		PIODC3		64-/100-pin versions
PA28	DSR1	TCLK1	MCCDA		PIODC4		64-/100-pin versions
PA29	RI1	TCLK2	MCCK		PIODC5		64-/100-pin versions
PA30	PWML2	NPCS2	MCDA0		WKUP11/PIODC6		64-/100-pin versions
PA31	NPCS1	PCK2	MCDA1		PIODC7		64-/100-pin versions

Note: 1. Only available in SAM4S4x and SAM4S2x.



11.2.2 PIO Controller B Multiplexing

Table 11-3. Multiplexing on PIO Controller B (PIOB)

I/O Line	Peripheral A	Peripheral B	Peripheral C	Extra Function	System Function	Comments
PB0	PWMH0			AD4/RTCOUT0		
PB1	PWMH1			AD5/RTCOUT1		
PB2	URXD1	NPCS2		AD6/WKUP12		
PB3	UTXD1	PCK2		AD7		
PB4	TWD1	PWMH2			TDI	
PB5	TWCK1	PWML0		WKUP13	TDO/TRACESWO	
PB6					TMS/SWDIO	
PB7					TCK/SWCLK	
PB8					XOUT	
PB9					XIN	
PB10					DDM	
PB11					DDP	
PB12	PWML1				ERASE	
PB13	PWML2	PCK0		DAC0		64-/100-pin versions
PB14	NPCS1	PWMH3		DAC1		64-/100-pin versions

11.2.3 PIO Controller C Multiplexing

Table 11-4. Multiplexing on PIO Controller C (PIOC)

I/O Line	Peripheral A	Peripheral B	Peripheral C	Extra Function	System Function	Comments
PC0	D0	PWML0				100-pin version
PC1	D1	PWML1				100-pin version
PC2	D2	PWML2				100-pin version
PC3	D3	PWML3				100-pin version
PC4	D4	NPCS1				100-pin version
PC5	D5					100-pin version
PC6	D6					100-pin version
PC7	D7					100-pin version
PC8	NWE					100-pin version
PC9	NANDOE					100-pin version
PC10	NANDWE					100-pin version
PC11	NRD					100-pin version
PC12	NCS3			AD12		100-pin version
PC13	NWAIT	PWML0		AD10		100-pin version
PC14	NCS0					100-pin version
PC15	NCS1	PWML1		AD11		100-pin version
PC16	A21/NANDALE					100-pin version
PC17	A22/NANDCLE					100-pin version
PC18	A0	PWMH0				100-pin version
PC19	A1	PWMH1				100-pin version
PC20	A2	PWMH2				100-pin version
PC21	A3	PWMH3				100-pin version
PC22	A4	PWML3				100-pin version
PC23	A5	TIOA3				100-pin version
PC24	A6	TIOB3				100-pin version
PC25	A7	TCLK3				100-pin version
PC26	A8	TIOA4				100-pin version
PC27	A9	TIOB4				100-pin version
PC28	A10	TCLK4				100-pin version
PC29	A11	TIOA5		AD13		100-pin version
PC30	A12	TIOB5		AD14		100-pin version
PC31	A13	TCLK5				100-pin version



12. ARM Cortex-M4 Processor

12.1 Description

The Cortex-M4 processor is a high performance 32-bit processor designed for the microcontroller market. It offers significant benefits to developers, including outstanding processing performance combined with fast interrupt handling, enhanced system debug with extensive breakpoint and trace capabilities, efficient processor core, system and memories, ultra-low power consumption with integrated sleep modes, and platform security robustness, with integrated memory protection unit (MPU).

The Cortex-M4 processor is built on a high-performance processor core, with a 3-stage pipeline Harvard architecture, making it ideal for demanding embedded applications. The processor delivers exceptional power efficiency through an efficient instruction set and extensively optimized design, providing high-end processing hardware including a range of single-cycle and SIMD multiplication and multiply-with-accumulate capabilities, saturating arithmetic and dedicated hardware division.

To facilitate the design of cost-sensitive devices, the Cortex-M4 processor implements tightly-coupled system components that reduce processor area while significantly improving interrupt handling and system debug capabilities. The Cortex-M4 processor implements a version of the Thumb® instruction set based on Thumb-2 technology, ensuring high code density and reduced program memory requirements. The Cortex-M4 instruction set provides the exceptional performance expected of a modern 32-bit architecture, with the high code density of 8-bit and 16-bit microcontrollers.

The Cortex-M4 processor closely integrates a configurable NVIC, to deliver industry-leading interrupt performance. The NVIC includes a non-maskable interrupt (NMI), and provides up to 256 interrupt priority levels. The tight integration of the processor core and NVIC provides fast execution of interrupt service routines (ISRs), dramatically reducing the interrupt latency. This is achieved through the hardware stacking of registers, and the ability to suspend load-multiple and store-multiple operations. Interrupt handlers do not require wrapping in assembler code, removing any code overhead from the ISRs. A tail-chain optimization also significantly reduces the overhead when switching from one ISR to another.

To optimize low-power designs, the NVIC integrates with the sleep modes, that include a deep sleep function that enables the entire device to be rapidly powered down while still retaining program state.

12.1.1 System Level Interface

The Cortex-M4 processor provides multiple interfaces using AMBA® technology to provide high speed, low latency memory accesses. It supports unaligned data accesses and implements atomic bit manipulation that enables faster peripheral controls, system spinlocks and thread-safe Boolean data handling.

The Cortex-M4 processor has a Memory Protection Unit (MPU) that provides fine grain memory control, enabling applications to utilize multiple privilege levels, separating and protecting code, data and stack on a task-by-task basis. Such requirements are becoming critical in many embedded applications such as automotive.

12.1.2 Integrated Configurable Debug

The Cortex-M4 processor implements a complete hardware debug solution. This provides high system visibility of the processor and memory through either a traditional JTAG port or a 2-pin Serial Wire Debug (SWD) port that is ideal for microcontrollers and other small package devices.

For system trace the processor integrates an Instrumentation Trace Macrocell (ITM) alongside data watchpoints and a profiling unit. To enable simple and cost-effective profiling of the system events these generate, a Serial Wire Viewer (SWV) can export a stream of software-generated messages, data trace, and profiling information through a single pin.

The Flash Patch and Breakpoint Unit (FPB) provides up to eight hardware breakpoint comparators that debuggers can use. The comparators in the FPB also provide remap functions of up to eight words in the program code in the




CODE memory region. This enables applications stored on a non-erasable, ROM-based microcontroller to be patched if a small programmable memory, for example flash, is available in the device. During initialization, the application in ROM detects, from the programmable memory, whether a patch is required. If a patch is required, the application programs the FPB to remap a number of addresses. When those addresses are accessed, the accesses are redirected to a remap table specified in the FPB configuration, which means the program in the non-modifiable ROM can be patched.

12.2 Embedded Characteristics

- Tight integration of system peripherals reduces area and development costs
- Thumb instruction set combines high code density with 32-bit performance
- Code-patch ability for ROM system updates
- Power control optimization of system components
- Integrated sleep modes for low power consumption
- Fast code execution permits slower processor clock or increases sleep mode time
- Hardware division and fast digital-signal-processing oriented multiply accumulate
- Saturating arithmetic for signal processing
- Deterministic, high-performance interrupt handling for time-critical applications
- Memory Protection Unit (MPU) for safety-critical applications
- Extensive debug and trace capabilities:
 - Serial Wire Debug and Serial Wire Trace reduce the number of pins required for debugging, tracing, and code profiling.

12.3 Block Diagram

Figure 12-1. Typical Cortex-M4 Implementation





12.4 Cortex-M4 Models

12.4.1 Programmers Model

This section describes the Cortex-M4 programmers model. In addition to the individual core register descriptions, it contains information about the processor modes and privilege levels for software execution and stacks.

12.4.1.1 Processor Modes and Privilege Levels for Software Execution

The processor modes are:

- Thread mode
 Used to execute application software. The processor enters the Thread mode when it comes out of reset.
- Handler mode
 Used to handle exceptions. The processor returns to the Thread mode when it has finished exception processing.

The privilege levels for software execution are:

Unprivileged

The software:

- Has limited access to the MSR and MRS instructions, and cannot use the CPS instruction
- Cannot access the System Timer, NVIC, or System Control Block
- Might have a restricted access to memory or peripherals.

Unprivileged software executes at the unprivileged level.

Privileged

The software can use all the instructions and has access to all resources. *Privileged software* executes at the privileged level.

In Thread mode, the Control Register controls whether the software execution is privileged or unprivileged, see "Control Register". In Handler mode, software execution is always privileged.

Only privileged software can write to the Control Register to change the privilege level for software execution in Thread mode. Unprivileged software can use the SVC instruction to make a *supervisor call* to transfer control to privileged software.

12.4.1.2 Stacks

The processor uses a full descending stack. This means the stack pointer holds the address of the last stacked item in memory When the processor pushes a new item onto the stack, it decrements the stack pointer and then writes the item to the new memory location. The processor implements two stacks, the *main stack* and the *process stack*, with a pointer for each held in independent registers, see "Stack Pointer".

In Thread mode, the Control Register controls whether the processor uses the main stack or the process stack, see "Control Register".

In Handler mode, the processor always uses the main stack.

The options for processor operations are:

Table 12-1. Summary of processor mode, execution privilege level, and stack use options

Processor Mode	Used to Execute	Privilege Level for Software Execution	Stack Used
Thread	Applications	Privileged or unprivileged (1)	Main stack or process stack ⁽¹⁾
Handler	Exception handlers	Always privileged	Main stack



Note: 1. See "Control Register".

12.4.1.3 Core Registers

Figure 12-2. Processor Core Registers




Table 12-2. Core Processor Registers

Register	Name	Access ⁽¹⁾	Required Privilege ⁽²⁾	Reset
General-purpose registers	R0-R12	Read/Write	Either	Unknown
Stack Pointer	MSP	Read/Write	Privileged	See description
Stack Pointer	PSP	Read/Write	Either	Unknown
Link Register	LR	Read/Write	Either	0xFFFFFFF
Program Counter	PC	Read/Write	Either	See description
Program Status Register	PSR	Read/Write	Privileged	0x01000000
Application Program Status Register	APSR	Read/Write	Either	0x00000000
Interrupt Program Status Register	IPSR	Read-only	Privileged	0x00000000
Execution Program Status Register	EPSR	Read-only	Privileged	0x01000000
Priority Mask Register	PRIMASK	Read/Write	Privileged	0x00000000



Table 12-2. Core Processor Registers

Register	Name	Access ⁽¹⁾	Required Privilege ⁽²⁾	Reset
Fault Mask Register	FAULTMASK	Read/Write	Privileged	0x0000000
Base Priority Mask Register	BASEPRI	Read/Write	Privileged	0x0000000
Control Register	CONTROL	Read/Write	Privileged	0x00000000

Notes: 1. Describes access type during program execution in thread mode and Handler mode. Debug access can differ.

2. An entry of Either means privileged and unprivileged software can access the register.

12.4.1.4 General-purpose Registers

R0–R12 are 32-bit general-purpose registers for data operations.

12.4.1.5 Stack Pointer

The Stack Pointer (SP) is register R13. In Thread mode, bit[1] of the Control Register indicates the stack pointer to use:

- 0 = Main Stack Pointer (MSP). This is the reset value.
- 1 = Process Stack Pointer (PSP).

On reset, the processor loads the MSP with the value from address 0x00000000.

12.4.1.6 Link Register

The *Link Register* (LR) is register R14. It stores the return information for subroutines, function calls, and exceptions. On reset, the processor loads the LR value 0xFFFFFFF.

12.4.1.7 Program Counter

The *Program Counter* (PC) is register R15. It contains the current program address. On reset, the processor loads the PC with the value of the reset vector, which is at address 0x00000004. Bit[0] of the value is loaded into the EPSR T-bit at reset and must be 1.

12.4.1.8 Program Status Register

Name: PSR

Access: Read /Write
Reset: 0x00 0000000

NOSCI. OXOC	000000							
31	30	29	28	27	26	25	24	
N	Z	С	V	Q	ICI	/IT	Т	
23	22	21	20	19	18	17	16	
				-				
15	14	13	12	11	10	9	8	
	ICI/IT				-	ISR_NUMBER		
7	6	5	4	3	2	1	0	
	ISR_NUMBER							

The Program Status Register (PSR) combines:

- Application Program Status Register (APSR)
- Interrupt Program Status Register (IPSR)
- Execution Program Status Register (EPSR).

These registers are mutually exclusive bitfields in the 32-bit PSR.

The PSR accesses these registers individually or as a combination of any two or all three registers, using the register name as an argument to the MSR or MRS instructions. For example:

- Read of all the registers using PSR with the MRS instruction
- Write to the APSR N, Z, C, V and Q bits using APSR_nzcvq with the MSR instruction.

The PSR combinations and attributes are:

Name	Access	Combination
PSR	Read/Write ⁽¹⁾⁽²⁾	APSR, EPSR, and IPSR
IEPSR	Read-only	EPSR and IPSR
IAPSR	Read/Write ⁽¹⁾	APSR and IPSR
EAPSR	Read/Write ⁽²⁾	APSR and EPSR

Notes: 1. The processor ignores writes to the IPSR bits.

2. Reads of the EPSR bits return zero, and the processor ignores writes to these bits.

See the instruction descriptions "MRS" and "MSR" for more information about how to access the program status registers.



12.4.1.9 Application Program Status Register

Name: APSR

Access: Read /Write **Reset:** 0x00 0000000

31	30	29	28	27	26	25	24
N	Z	С	V	Q		_	
23	22	21	20	19	18	17	16
	_				GE[3:0]	
15	14	13	12	11	10	9	8
			-	_			
7	6	5	4	3	2	1	0
			-	=			

The APSR contains the current state of the condition flags from previous instruction executions.

N: Negative Flag

- 0: Operation result was positive, zero, greater than, or equal
- 1: Operation result was negative or less than.

· Z: Zero Flag

- 0: Operation result was not zero
- 1: Operation result was zero.

• C: Carry or Borrow Flag

Carry or borrow flag:

- 0: Add operation did not result in a carry bit or subtract operation resulted in a borrow bit
- 1: Add operation resulted in a carry bit or subtract operation did not result in a borrow bit.

V: Overflow Flag

- 0: Operation did not result in an overflow
- 1: Operation resulted in an overflow.

• Q: DSP Overflow and Saturation Flag

Sticky saturation flag:

- 0: Indicates that saturation has not occurred since reset or since the bit was last cleared to zero
- 1: Indicates when an SSAT or USAT instruction results in saturation.

This bit is cleared to zero by software using an MRS instruction.

• GE[19:16]: Greater Than or Equal Flags

See "SEL" for more information.

12.4.1.10Interrupt Program Status Register

Name: IPSR

Access: Read /Write
Reset: 0x00 0000000

31	30	29	28	27	26	25	24
			-	_			
23	22	21	20	19	18	17	16
			_	_			
15	14	13	12	11	10	9	8
			_				ISR_NUMBER
7	6	5	4	3	2	1	0
			ISR_NU	JMBER			

The IPSR contains the exception type number of the current Interrupt Service Routine (ISR).

• ISR_NUMBER: Number of the Current Exception

- 0 = Thread mode
- 1 = Reserved
- 2 = NMI
- 3 = Hard fault
- 4 = Memory management fault
- 5 = Bus fault
- 6 = Usage fault
- 7-10 = Reserved
- 11 = SVCall
- 12 = Reserved for Debug
- 13 = Reserved
- 14 = PendSV
- 15 = SysTick
- 16 = IRQ0
- 49 = IRQ34

See "Exception Types" for more information.



12.4.1.11 Execution Program Status Register

Name: EPSR

Access: Read /Write
Reset: 0x00 0000000

31	30	29	28	27	26	25	24
		-			ICI	/IT	Т
23	22	21	20	19	18	17	16
			-	-			
15	14	13	12	11	10	9	8
		IC	I/IT				_
7	6	5	4	3	2	1	0
			-	-			

The EPSR contains the Thumb state bit, and the execution state bits for either the *If-Then* (IT) instruction, or the *Interrupt-ible-Continuable Instruction* (ICI) field for an interrupted load multiple or store multiple instruction.

Attempts to read the EPSR directly through application software using the MSR instruction always return zero. Attempts to write the EPSR using the MSR instruction in the application software are ignored. Fault handlers can examine the EPSR value in the stacked PSR to indicate the operation that is at fault. See "Exception Entry and Return"

• ICI: Interruptible-continuable Instruction

When an interrupt occurs during the execution of an LDM, STM, PUSH, POP, VLDM, VSTM, VPUSH, or VPOP instruction, the processor:

- Stops the load multiple or store multiple instruction operation temporarily
- Stores the next register operand in the multiple operation to EPSR bits[15:12].

After servicing the interrupt, the processor:

- Returns to the register pointed to by bits[15:12]
- Resumes the execution of the multiple load or store instruction.

When the EPSR holds the ICI execution state, bits[26:25,11:10] are zero.

• IT: If-Then Instruction

Indicates the execution state bits of the IT instruction.

The If-Then block contains up to four instructions following an IT instruction. Each instruction in the block is conditional. The conditions for the instructions are either all the same, or some can be the inverse of others. See "IT" for more information.

• T: Thumb State

The Cortex-M4 processor only supports the execution of instructions in Thumb state. The following can clear the T bit to 0:

- Instructions BLX, BX and POP{PC}
- Restoration from the stacked xPSR value on an exception return
- Bit[0] of the vector value on an exception entry or reset.

Attempting to execute instructions when the T bit is 0 results in a fault or lockup. See "Lockup" for more information.

12.4.1.12Exception Mask Registers

The exception mask registers disable the handling of exceptions by the processor. Disable exceptions where they might impact on timing critical tasks.

To access the exception mask registers use the MSR and MRS instructions, or the CPS instruction to change the value of PRIMASK or FAULTMASK. See "MRS", "MSR", and "CPS" for more information.



12.4.1.13Priority Mask Register

Name: PRIMASK
Access: Read /Write
Reset: 0x00 0000000

31	30	29	28	27	26	25	24
			-	-			
23	22	21	20	19	18	17	16
				-			
15	14	13	12	11	10	9	8
				_			
7	6	5	4	3	2	1	0
	·	·	_		·	•	PRIMASK

The PRIMASK register prevents the activation of all exceptions with a configurable priority.

• PRIMASK

0: No effect

1: Prevents the activation of all exceptions with a configurable priority.

12.4.1.14Fault Mask Register

Name: FAULTMASK
Access: Read /Write
Reset: 0x00 0000000

31	30	29	28	27	26	25	24
			_	-			
23	22	21	20	19	18	17	16
				-			
15	14	13	12	11	10	9	8
			_	-			
7	6	5	4	3	2	1	0
			-				FAULTMASK

The FAULTMASK register prevents the activation of all exceptions except for Non-Maskable Interrupt (NMI).

• FAULTMASK

0: No effect.

The processor clears the FAULTMASK bit to 0 on exit from any exception handler except the NMI handler.



^{1:} Prevents the activation of all exceptions except for NMI.

12.4.1.15Base Priority Mask Register

Name: BASEPRI
Access: Read /Write
Reset: 0x00 0000000

31	30	29	28	27	26	25	24	
			_	-				
23	22	21	20	19	18	17	16	
			_	-				
15	14	13	12	11	10	9	8	
			_	-				
7	6	5	4	3	2	1	0	
	BASEPRI							

The BASEPRI register defines the minimum priority for exception processing. When BASEPRI is set to a nonzero value, it prevents the activation of all exceptions with same or lower priority level as the BASEPRI value.

BASEPRI

Priority mask bits: 0x0000: No effect

Nonzero: Defines the base priority for exception processing

The processor does not process any exception with a priority value greater than or equal to BASEPRI.

This field is similar to the priority fields in the interrupt priority registers. The processor implements only bits[7:4] of this field, bits[3:0] read as zero and ignore writes. See "Interrupt Priority Registers" for more information. Remember that higher priority field values correspond to lower exception priorities.

12.4.1.16Control Register

Name: CONTROL
Access: Read /Write
Reset: 0x00 0000000

31	30	29	28	27	26	25	24
				-			
23	22	21	20	19	18	17	16
			_	-			
15	14	13	12	11	10	9	8
			_	-			
7	6	5	4	3	2	1	0
		_			_	SPSEL	nPRIV

The Control Register controls the stack used and the privilege level for software execution when the processor is in Thread mode.

• SPSEL: Active Stack Pointer

Defines the current stack:

0: MSP is the current stack pointer.

1: PSP is the current stack pointer.

In Handler mode, this bit reads as zero and ignores writes. The Cortex-M4 updates this bit automatically on exception return.

nPRIV: Thread Mode Privilege Level

Defines the Thread mode privilege level:

0: Privileged.

1: Unprivileged.

Handler mode always uses the MSP, so the processor ignores explicit writes to the active stack pointer bit of the Control Register when in Handler mode. The exception entry and return mechanisms update the Control Register based on the EXC RETURN value.

In an OS environment, ARM recommends that threads running in Thread mode use the process stack, and the kernel and exception handlers use the main stack.

By default, the Thread mode uses the MSP. To switch the stack pointer used in Thread mode to the PSP, either:

- Use the MSR instruction to set the Active stack pointer bit to 1, see "MSR", or
- Perform an exception return to Thread mode with the appropriate EXC_RETURN value, see Table 12-10.

Note: When changing the stack pointer, the software must use an ISB instruction immediately after the MSR instruction. This ensures that instructions after the ISB execute using the new stack pointer. See "ISB".



12.4.1.17Exceptions and Interrupts

The Cortex-M4 processor supports interrupts and system exceptions. The processor and the *Nested Vectored Interrupt Controller* (NVIC) prioritize and handle all exceptions. An exception changes the normal flow of software control. The processor uses the Handler mode to handle all exceptions except for reset. See "Exception Entry" and "Exception Return" for more information.

The NVIC registers control interrupt handling. See "Nested Vectored Interrupt Controller (NVIC)" for more information.

12.4.1.18Data Types

The processor supports the following data types:

- 32-bit words
- 16-bit halfwords
- 8-bit bytes
- The processor manages all data memory accesses as little-endian. Instruction memory and *Private Peripheral Bus* (PPB) accesses are always little-endian. See "Memory Regions, Types and Attributes" for
 more information.

12.4.1.19 Cortex Microcontroller Software Interface Standard (CMSIS)

For a Cortex-M4 microcontroller system, the Cortex Microcontroller Software Interface Standard (CMSIS) defines:

- A common way to:
 - Access peripheral registers
 - Define exception vectors
- The names of:
 - The registers of the core peripherals
 - The core exception vectors
- A device-independent interface for RTOS kernels, including a debug channel.

The CMSIS includes address definitions and data structures for the core peripherals in the Cortex-M4 processor.

The CMSIS simplifies the software development by enabling the reuse of template code and the combination of CMSIS-compliant software components from various middleware vendors. Software vendors can expand the CMSIS to include their peripheral definitions and access functions for those peripherals.

This document includes the register names defined by the CMSIS, and gives short descriptions of the CMSIS functions that address the processor core and the core peripherals.

Note: This document uses the register short names defined by the CMSIS. In a few cases, these differ from the architectural short names that might be used in other documents.

The following sections give more information about the CMSIS:


- Section 12.5.3 "Power Management Programming Hints"
- Section 12.6.2 "CMSIS Functions"
- Section 12.8.2.1 "NVIC Programming Hints"



12.4.2 Memory Model

This section describes the processor memory map, the behavior of memory accesses, and the bit-banding features. The processor has a fixed memory map that provides up to 4GB of addressable memory.

Figure 12-3. Memory Map



The regions for SRAM and peripherals include bit-band regions. Bit-banding provides atomic operations to bit data, see "Bit-banding".

The processor reserves regions of the *Private peripheral bus* (PPB) address range for core peripheral registers.

This memory mapping is generic to ARM Cortex-M4 products. To get the specific memory mapping of this product, refer to the Memories section of the datasheet.



12.4.2.1 Memory Regions, Types and Attributes

The memory map and the programming of the MPU split the memory map into regions. Each region has a defined memory type, and some regions have additional memory attributes. The memory type and attributes determine the behavior of accesses to the region.

Memory Types

Normal

The processor can re-order transactions for efficiency, or perform speculative reads.

Device

The processor preserves transaction order relative to other transactions to Device or Strongly-ordered memory.

Strongly-ordered

The processor preserves transaction order relative to all other transactions.

The different ordering requirements for Device and Strongly-ordered memory mean that the memory system can buffer a write to Device memory, but must not buffer a write to Strongly-ordered memory.

Additional Memory Attributes

Shareable

For a shareable memory region, the memory system provides data synchronization between bus masters in a system with multiple bus masters, for example, a processor with a DMA controller.

Strongly-ordered memory is always shareable.

If multiple bus masters can access a non-shareable memory region, the software must ensure data coherency between the bus masters.

Execute Never (XN)

Means the processor prevents instruction accesses. A fault exception is generated only on execution of an instruction executed from an XN region.

12.4.2.2 Memory System Ordering of Memory Accesses

For most memory accesses caused by explicit memory access instructions, the memory system does not guarantee that the order in which the accesses complete matches the program order of the instructions, providing this does not affect the behavior of the instruction sequence. Normally, if correct program execution depends on two memory accesses completing in program order, the software must insert a memory barrier instruction between the memory access instructions, see "Software Ordering of Memory Accesses".

However, the memory system does guarantee some ordering of accesses to Device and Strongly-ordered memory. For two memory access instructions A1 and A2, if A1 occurs before A2 in program order, the ordering of the memory accesses is described below.

Table 12-3. Ordering of the Memory Accesses Caused by Two Instructions

A2		Device	Strongly-		
A1	Normal Access	Non- shareable	Shareable	ordered Access	
Normal ccess A	_	_	_	_	
Device access, non-shareable	_	<	_	<	
Device access, shareable	_	_	<	<	
Strongly-ordered access	-	<	<	<	

Where:

– Means that the memory system does not guarantee the ordering of the accesses.



< Means that accesses are observed in program order, that is, A1 is always observed before A2.

12.4.2.3 Behavior of Memory Accesses

The following table describes the behavior of accesses to each region in the memory map.

Table 12-4. Memory Access Behavior

Address Range	Memory Region	Memory Type	XN	Description
0x00000000-0x1FFFFFF	Code	Normal ⁽¹⁾	-	Executable region for program code. Data can also be put here.
0x20000000-0x3FFFFFF	SRAM	Normal ⁽¹⁾	_	Executable region for data. Code can also be put here. This region includes bit band and bit band alias areas, see Table 12-6.
0x40000000-0x5FFFFFF	Peripheral	Device ⁽¹⁾	XN	This region includes bit band and bit band alias areas, see Table 12-6.
0x60000000-0x9FFFFFF	External RAM	Normal ⁽¹⁾	_	Executable region for data
0xA0000000-0xDFFFFFF	External device	Device ⁽¹⁾	XN	External Device memory
0xE0000000-0xE00FFFFF	Private Peripheral Bus	Strongly- ordered (1)	XN	This region includes the NVIC, system timer, and system control block.
0xE0100000-0xFFFFFFF	Reserved	Device ⁽¹⁾	XN	Reserved

Note: 1. See "Memory Regions, Types and Attributes" for more information.

The Code, SRAM, and external RAM regions can hold programs. However, ARM recommends that programs always use the Code region. This is because the processor has separate buses that enable instruction fetches and data accesses to occur simultaneously.

The MPU can override the default memory access behavior described in this section. For more information, see "Memory Protection Unit (MPU)".

Additional Memory Access Constraints For Caches and Shared Memory

When a system includes caches or shared memory, some memory regions have additional access constraints, and some regions are subdivided, as Table 12-5 shows.

Table 12-5. Memory Region Shareability and Cache Policies

Address Range	Memory Region	Memory Type	Shareability	Cache Policy
0x00000000-0x1FFFFFF	Code	Normal ⁽¹⁾	_	WT ⁽²⁾
0x20000000-0x3FFFFFF	SRAM	Normal ⁽¹⁾	_	WBWA ⁽²⁾
0x40000000-0x5FFFFFF	Peripheral	Device ⁽¹⁾	_	-
0x60000000-0x7FFFFFF	External DAM	Normal ⁽¹⁾		WBWA ⁽²⁾
0x80000000-0x9FFFFFF	External RAM	Normal	_	WT ⁽²⁾



Table 12-5. Memory Region Shareability and Cache Policies (Continued)

Address Range	Memory Region	Memory Type	Shareability	Cache Policy
0xA0000000-0xBFFFFFF	External device	Device ⁽¹⁾	Shareable ⁽¹⁾	
0xC0000000-0xDFFFFFF	External device	Device	Non-shareable ⁽¹⁾	_
0xE0000000-0xE00FFFFF	Private Peripheral Bus	Strongly-ordered ⁽¹⁾	Shareable ⁽¹⁾	_
0xE0100000-0xFFFFFFF	Vendor-specific device	Device ⁽¹⁾	-	-

Notes: 1. See "Memory Regions, Types and Attributes" for more information.

2. WT = Write through, no write allocate. WBWA = Write back, write allocate. See the "Glossary" for more information. *Instruction Prefetch and Branch Prediction*

The Cortex-M4 processor:

- Prefetches instructions ahead of execution
- Speculatively prefetches from branch target addresses.

12.4.2.4 Software Ordering of Memory Accesses

The order of instructions in the program flow does not always guarantee the order of the corresponding memory transactions. This is because:

- The processor can reorder some memory accesses to improve efficiency, providing this does not affect the behavior of the instruction sequence.
- The processor has multiple bus interfaces
- Memory or devices in the memory map have different wait states
- Some memory accesses are buffered or speculative.

"Memory System Ordering of Memory Accesses" describes the cases where the memory system guarantees the order of memory accesses. Otherwise, if the order of memory accesses is critical, the software must include memory barrier instructions to force that ordering. The processor provides the following memory barrier instructions:

DMB

The *Data Memory Barrier* (DMB) instruction ensures that outstanding memory transactions complete before subsequent memory transactions. See "DMB".

DSB

The *Data Synchronization Barrier* (DSB) instruction ensures that outstanding memory transactions complete before subsequent instructions execute. See "DSB".

ISB

The *Instruction Synchronization Barrier* (ISB) ensures that the effect of all completed memory transactions is recognizable by subsequent instructions. See "ISB".

MPU Programming

Use a DSB followed by an ISB instruction or exception return to ensure that the new MPU configuration is used by subsequent instructions.

12.4.2.5 Bit-banding

A bit-band region maps each word in a *bit-band alias* region to a single bit in the *bit-band region*. The bit-band regions occupy the lowest 1 MB of the SRAM and peripheral memory regions.

The memory map has two 32 MB alias regions that map to two 1 MB bit-band regions:

- Accesses to the 32 MB SRAM alias region map to the 1 MB SRAM bit-band region, as shown in Table 12-6.
- Accesses to the 32 MB peripheral alias region map to the 1 MB peripheral bit-band region, as shown in Table 12-7.

Table 12-6. **SRAM Memory Bit-banding Regions**

Address Range	Memory Region	Instruction and Data Accesses
0x20000000-0x200FFFFF	SRAM bit-band region	Direct accesses to this memory range behave as SRAM memory accesses, but this region is also bit-addressable through bit-band alias.
0x22000000-0x23FFFFF	SRAM bit-band alias	Data accesses to this region are remapped to bit-band region. A write operation is performed as read-modify-write. Instruction accesses are not remapped.

Table 12-7. **Peripheral Memory Bit-banding Regions**

Address Range	Memory Region	Instruction and Data Accesses
0x40000000-0x400FFFFF	Peripheral bit-band alias	Direct accesses to this memory range behave as peripheral memory accesses, but this region is also bit-addressable through bit-band alias.
0x42000000–0x43FFFFF	Peripheral bit-band region	Data accesses to this region are remapped to bit-band region. A write operation is performed as read-modify-write. Instruction accesses are not permitted.

- Notes: 1. A word access to the SRAM or peripheral bit-band alias regions map to a single bit in the SRAM or peripheral bit-band
 - 2. Bit-band accesses can use byte, halfword, or word transfers. The bit-band transfer size matches the transfer size of the instruction making the bit-band access.

The following formula shows how the alias region maps onto the bit-band region:

```
bit_word_offset = (byte_offset x 32) + (bit_number x 4)
bit_word_addr = bit_band_base + bit_word_offset
```

where:

- Bit_word_offset is the position of the target bit in the bit-band memory region.
- Bit word addr is the address of the word in the alias memory region that maps to the targeted bit.
- Bit band base is the starting address of the alias region.
- Byte offset is the number of the byte in the bit-band region that contains the targeted bit.
- Bit_number is the bit position, 0-7, of the targeted bit.


Figure 12-4 shows examples of bit-band mapping between the SRAM bit-band alias region and the SRAM bitband region:

- The alias word at 0x23FFFFE0 maps to bit[0] of the bit-band byte at 0x200FFFFF: 0x23FFFFE0 = 0x22000000 + (0xFFFFF*32) + (0*4).
- The alias word at 0x23FFFFFC maps to bit[7] of the bit-band byte at 0x200FFFFF: 0x23FFFFFC = 0x22000000 + (0xFFFFF*32) + (7*4).
- The alias word at 0x22000000 maps to bit[0] of the bit-band byte at 0x20000000: 0x22000000 = 0x22000000 + (0*32) + (0*4).
- The alias word at 0x2200001C maps to bit[7] of the bit-band byte at 0x20000000: 0x2200001C = 0x22000000+(0*32)+(7*4).




Figure 12-4. Bit-band Mapping

32 MB alias region



1 MB SRAM bit-band region



Directly Accessing an Alias Region

Writing to a word in the alias region updates a single bit in the bit-band region.

Bit[0] of the value written to a word in the alias region determines the value written to the targeted bit in the bit-band region. Writing a value with bit[0] set to 1 writes a 1 to the bit-band bit, and writing a value with bit[0] set to 0 writes a 0 to the bit-band bit.

Bits[31:1] of the alias word have no effect on the bit-band bit. Writing 0x01 has the same effect as writing 0xFF. Writing 0x00 has the same effect as writing 0x0E.

Reading a word in the alias region:

- 0x00000000 indicates that the targeted bit in the bit-band region is set to 0
- 0x00000001 indicates that the targeted bit in the bit-band region is set to 1

Directly Accessing a Bit-band Region

"Behavior of Memory Accesses" describes the behavior of direct byte, halfword, or word accesses to the bit-band regions.

12.4.2.6 Memory Endianness


The processor views memory as a linear collection of bytes numbered in ascending order from zero. For example, bytes 0–3 hold the first stored word, and bytes 4–7 hold the second stored word. "Little-endian Format" describes how words of data are stored in memory.

Little-endian Format

In little-endian format, the processor stores the least significant byte of a word at the lowest-numbered byte, and the most significant byte at the highest-numbered byte. For example:



Figure 12-5. Little-endian Format



12.4.2.7 Synchronization Primitives

The Cortex-M4 instruction set includes pairs of *synchronization primitives*. These provide a non-blocking mechanism that a thread or process can use to obtain exclusive access to a memory location. The software can use them to perform a guaranteed read-modify-write memory update sequence, or for a semaphore mechanism.

A pair of synchronization primitives comprises:

A Load-exclusive Instruction, used to read the value of a memory location, requesting exclusive access to that location.

A Store-Exclusive instruction, used to attempt to write to the same memory location, returning a status bit to a register. If this bit is:

- 0: It indicates that the thread or process gained exclusive access to the memory, and the write succeeds,
- 1: It indicates that the thread or process did not gain exclusive access to the memory, and no write is performed.

The pairs of Load-Exclusive and Store-Exclusive instructions are:

- The word instructions LDREX and STREX
- The halfword instructions LDREXH and STREXH
- The byte instructions LDREXB and STREXB.

The software must use a Load-Exclusive instruction with the corresponding Store-Exclusive instruction.

To perform an exclusive read-modify-write of a memory location, the software must:

- 1. Use a Load-Exclusive instruction to read the value of the location.
- 2. Update the value, as required.
- 3. Use a Store-Exclusive instruction to attempt to write the new value back to the memory location
- 4. Test the returned status bit. If this bit is:
 - 0: The read-modify-write completed successfully.
 - 1: No write was performed. This indicates that the value returned at step 1 might be out of date. The software must retry the read-modify-write sequence.

The software can use the synchronization primitives to implement a semaphore as follows:

- 1. Use a Load-Exclusive instruction to read from the semaphore address to check whether the semaphore is free.
- 2. If the semaphore is free, use a Store-Exclusive instruction to write the claim value to the semaphore address.
- 3. If the returned status bit from step 2 indicates that the Store-Exclusive instruction succeeded then the software has claimed the semaphore. However, if the Store-Exclusive instruction failed, another process might have claimed the semaphore after the software performed the first step.



The Cortex-M4 includes an exclusive access monitor, that tags the fact that the processor has executed a Load-Exclusive instruction. If the processor is part of a multiprocessor system, the system also globally tags the memory locations addressed by exclusive accesses by each processor.

The processor removes its exclusive access tag if:

- It executes a CLREX instruction
- It executes a Store-Exclusive instruction, regardless of whether the write succeeds.
- An exception occurs. This means that the processor can resolve semaphore conflicts between different threads.

In a multiprocessor implementation:

- Executing a CLREX instruction removes only the local exclusive access tag for the processor
- Executing a Store-Exclusive instruction, or an exception, removes the local exclusive access tags, and all global exclusive access tags for the processor.

For more information about the synchronization primitive instructions, see "LDREX and STREX" and "CLREX".

12.4.2.8 Programming Hints for the Synchronization Primitives

ISO/IEC C cannot directly generate the exclusive access instructions. CMSIS provides intrinsic functions for generation of these instructions:

Table 12-8. CMSIS Functions for Exclusive Access Instructions

Instruction	CMSIS Function
LDREX	uint32_tLDREXW (uint32_t *addr)
LDREXH	uint16_tLDREXH (uint16_t *addr)
LDREXB	uint8_tLDREXB (uint8_t *addr)
STREX	uint32_tSTREXW (uint32_t value, uint32_t *addr)
STREXH	uint32_tSTREXH (uint16_t value, uint16_t *addr)
STREXB	uint32_tSTREXB (uint8_t value, uint8_t *addr)
CLREX	voidCLREX (void)

The actual exclusive access instruction generated depends on the data type of the pointer passed to the intrinsic function. For example, the following C code generates the required LDREXB operation:

```
__ldrex((volatile char *) 0xFF);
```

12.4.3 Exception Model

This section describes the exception model.

12.4.3.1 Exception States

Each exception is in one of the following states:

Inactive

The exception is not active and not pending.

Pending

The exception is waiting to be serviced by the processor.

An interrupt request from a peripheral or from software can change the state of the corresponding interrupt to pending.

Active



An exception is being serviced by the processor but has not completed.

An exception handler can interrupt the execution of another exception handler. In this case, both exceptions are in the active state.

Active and Pending

The exception is being serviced by the processor and there is a pending exception from the same source.

12.4.3.2 Exception Types

The exception types are:

Reset

Reset is invoked on power up or a warm reset. The exception model treats reset as a special form of exception. When reset is asserted, the operation of the processor stops, potentially at any point in an instruction. When reset is deasserted, execution restarts from the address provided by the reset entry in the vector table. Execution restarts as privileged execution in Thread mode.

Non Maskable Interrupt (NMI)

A non maskable interrupt (NMI) can be signalled by a peripheral or triggered by software. This is the highest priority exception other than reset. It is permanently enabled and has a fixed priority of -2.

NMIs cannot be:

- Masked or prevented from activation by any other exception.
- Preempted by any exception other than Reset.

Hard Fault

A hard fault is an exception that occurs because of an error during exception processing, or because an exception cannot be managed by any other exception mechanism. Hard Faults have a fixed priority of -1, meaning they have higher priority than any exception with configurable priority.

Memory Management Fault (MemManage)

A Memory Management Fault is an exception that occurs because of a memory protection related fault. The MPU or the fixed memory protection constraints determines this fault, for both instruction and data memory transactions. This fault is used to abort instruction accesses to *Execute Never* (XN) memory regions, even if the MPU is disabled.

Bus Fault

A Bus Fault is an exception that occurs because of a memory related fault for an instruction or data memory transaction. This might be from an error detected on a bus in the memory system.

Usage Fault

A Usage Fault is an exception that occurs because of a fault related to an instruction execution. This includes:

- An undefined instruction
- An illegal unaligned access
- An invalid state on instruction execution
- An error on exception return.

The following can cause a Usage Fault when the core is configured to report them:

- An unaligned address on word and halfword memory access
- A division by zero.

SVCall

A *supervisor call* (SVC) is an exception that is triggered by the SVC instruction. In an OS environment, applications can use SVC instructions to access OS kernel functions and device drivers.



PendSV

PendSV is an interrupt-driven request for system-level service. In an OS environment, use PendSV for context switching when no other exception is active.

SysTick

A SysTick exception is an exception the system timer generates when it reaches zero. Software can also generate a SysTick exception. In an OS environment, the processor can use this exception as system tick.

Interrupt (IRQ)

A interrupt, or IRQ, is an exception signalled by a peripheral, or generated by a software request. All interrupts are asynchronous to instruction execution. In the system, peripherals use interrupts to communicate with the processor.

Table 12-9. Properties of the Different Exception Types

Exception Number ⁽¹⁾	Irq Number ⁽¹⁾	Exception Type	Priority	Vector Address or Offset ⁽²⁾	Activation
1	_	Reset	-3, the highest	0x00000004	Asynchronous
2	-14	NMI	-2	0x00000008	Asynchronous
3	-13	Hard fault	-1	0x000000C	_
4 -1	2	Memory management fault	Configurable ⁽³⁾	0x00000010	Synchronous
5	-11	Bus fault	Configurable ⁽³⁾	0x00000014	Synchronous when precise, asynchronous when imprecise
6	-10	Usage fault	Configurable (3)	0x00000018	Synchronous
7–10	_	_	_	Reserved	_
11	-5	SVCall	Configurable (3)	0x0000002C	Synchronous
12–13	_	_	_	Reserved	_
14	-2	PendSV	Configurable (3)	0x00000038	Asynchronous
15	-1	SysTick	Configurable (3)	0x0000003C Asynchron	ous
16 and above	0 and above	Interrupt (IRQ)	Configurable ⁽⁴⁾	0x00000040 and above ⁽⁵⁾	Asynchronous

Notes:

- 1. To simplify the software layer, the CMSIS only uses IRQ numbers and therefore uses negative values for exceptions other than interrupts. The IPSR returns the Exception number, see "Interrupt Program Status Register".
- 2. See "Vector Table" for more information
- 3. See "System Handler Priority Registers"
- 4. See "Interrupt Priority Registers"
- 5. Increasing in steps of 4.

For an asynchronous exception, other than reset, the processor can execute another instruction between when the exception is triggered and when the processor enters the exception handler.

Privileged software can disable the exceptions that Table 12-9 shows as having configurable priority, see:

- "System Handler Control and State Register"
- "Interrupt Clear-enable Registers".

For more information about hard faults, memory management faults, bus faults, and usage faults, see "Fault Handling".



12.4.3.3 Exception Handlers

The processor handles exceptions using:

- Interrupt Service Routines (ISRs)
 Interrupts IRQ0 to IRQ34 are the exceptions handled by ISRs.
- Fault Handlers
 Hard fault, memory management fault, usage fault, bus fault are fault exceptions handled by the fault handlers.
- System Handlers
 NMI, PendSV, SVCall SysTick, and the fault exceptions are all system exceptions that are handled by system handlers.

12.4.3.4 Vector Table

The vector table contains the reset value of the stack pointer, and the start addresses, also called exception vectors, for all exception handlers. Figure 12-6 shows the order of the exception vectors in the vector table. The least-significant bit of each vector must be 1, indicating that the exception handler is Thumb code.

Figure 12-6. Vector Table

Exception number	IRQ number	Offset	Vector
255	239	0x03FC	IRQ239
18 17 16 15 14 13	2 1 0 -1 -2	0x004C 0x0048 0x0044 0x0040 0x003C 0x0038	IRQ2 IRQ1 IRQ0 SysTick PendSV Reserved Reserved for Debug
11 10 9 8 7	-5	0x002C	SVCall Reserved
<i>7</i> 6	-10		Usage fault
5	-10	0x0018	Bus fault
4	-12	0x0014 0x0010	Memory management fault
3	-13	0x0010	Hard fault
2	-14	0x0008	NMI
1		0x0004	Reset
		0x0000	Initial SP value

On system reset, the vector table is fixed at address 0x00000000. Privileged software can write to the SCB_VTOR to relocate the vector table start address to a different memory location, in the range 0x00000080 to 0x3FFFFF80, see "Vector Table Offset Register".



12.4.3.5 Exception Priorities

As Table 12-9 shows, all exceptions have an associated priority, with:

- A lower priority value indicating a higher priority
- Configurable priorities for all exceptions except Reset, Hard fault and NMI.

If the software does not configure any priorities, then all exceptions with a configurable priority have a priority of 0. For information about configuring exception priorities see "System Handler Priority Registers", and "Interrupt Priority Registers".

Note: Configurable priority values are in the range 0–15. This means that the Reset, Hard fault, and NMI exceptions, with fixed negative priority values, always have higher priority than any other exception.

For example, assigning a higher priority value to IRQ[0] and a lower priority value to IRQ[1] means that IRQ[1] has higher priority than IRQ[0]. If both IRQ[1] and IRQ[0] are asserted, IRQ[1] is processed before IRQ[0].

If multiple pending exceptions have the same priority, the pending exception with the lowest exception number takes precedence. For example, if both IRQ[0] and IRQ[1] are pending and have the same priority, then IRQ[0] is processed before IRQ[1].

When the processor is executing an exception handler, the exception handler is preempted if a higher priority exception occurs. If an exception occurs with the same priority as the exception being handled, the handler is not preempted, irrespective of the exception number. However, the status of the new interrupt changes to pending.

12.4.3.6 Interrupt Priority Grouping

To increase priority control in systems with interrupts, the NVIC supports priority grouping. This divides each interrupt priority register entry into two fields:

- An upper field that defines the group priority
- A lower field that defines a subpriority within the group.

Only the group priority determines preemption of interrupt exceptions. When the processor is executing an interrupt exception handler, another interrupt with the same group priority as the interrupt being handled does not preempt the handler.

If multiple pending interrupts have the same group priority, the subpriority field determines the order in which they are processed. If multiple pending interrupts have the same group priority and subpriority, the interrupt with the lowest IRQ number is processed first.

For information about splitting the interrupt priority fields into group priority and subpriority, see "Application Interrupt and Reset Control Register".

12.4.3.7 Exception Entry and Return

Descriptions of exception handling use the following terms:

Preemption

When the processor is executing an exception handler, an exception can preempt the exception handler if its priority is higher than the priority of the exception being handled. See "Interrupt Priority Grouping" for more information about preemption by an interrupt.

When one exception preempts another, the exceptions are called nested exceptions. See "Exception Entry" more information.

Return

This occurs when the exception handler is completed, and:

- There is no pending exception with sufficient priority to be serviced
- The completed exception handler was not handling a late-arriving exception.



The processor pops the stack and restores the processor state to the state it had before the interrupt occurred. See "Exception Return" for more information.

Tail-chaining

This mechanism speeds up exception servicing. On completion of an exception handler, if there is a pending exception that meets the requirements for exception entry, the stack pop is skipped and control transfers to the new exception handler.

Late-arriving

This mechanism speeds up preemption. If a higher priority exception occurs during state saving for a previous exception, the processor switches to handle the higher priority exception and initiates the vector fetch for that exception. State saving is not affected by late arrival because the state saved is the same for both exceptions. Therefore the state saving continues uninterrupted. The processor can accept a late arriving exception until the first instruction of the exception handler of the original exception enters the execute stage of the processor. On return from the exception handler of the late-arriving exception, the normal tail-chaining rules apply.

Exception Entry

An Exception entry occurs when there is a pending exception with sufficient priority and either the processor is in Thread mode, or the new exception is of a higher priority than the exception being handled, in which case the new exception preempts the original exception.


When one exception preempts another, the exceptions are nested.

Sufficient priority means that the exception has more priority than any limits set by the mask registers, see "Exception Mask Registers". An exception with less priority than this is pending but is not handled by the processor.

When the processor takes an exception, unless the exception is a tail-chained or a late-arriving exception, the processor pushes information onto the current stack. This operation is referred as *stacking* and the structure of eight data words is referred to as *stack frame*.



Figure 12-7. Exception Stack Frame



Immediately after stacking, the stack pointer indicates the lowest address in the stack frame. The alignment of the stack frame is controlled via the STKALIGN bit of the Configuration Control Register (CCR).

The stack frame includes the return address. This is the address of the next instruction in the interrupted program. This value is restored to the PC at exception return so that the interrupted program resumes.

In parallel to the stacking operation, the processor performs a vector fetch that reads the exception handler start address from the vector table. When stacking is complete, the processor starts executing the exception handler. At the same time, the processor writes an EXC_RETURN value to the LR. This indicates which stack pointer corresponds to the stack frame and what operation mode the processor was in before the entry occurred.

If no higher priority exception occurs during the exception entry, the processor starts executing the exception handler and automatically changes the status of the corresponding pending interrupt to active.

If another higher priority exception occurs during the exception entry, the processor starts executing the exception handler for this exception and does not change the pending status of the earlier exception. This is the late arrival case.

Exception Return

An Exception return occurs when the processor is in Handler mode and executes one of the following instructions to load the EXC_RETURN value into the PC:

- An LDM or POP instruction that loads the PC
- An LDR instruction with the PC as the destination.
- A BX instruction using any register.



EXC_RETURN is the value loaded into the LR on exception entry. The exception mechanism relies on this value to detect when the processor has completed an exception handler. The lowest five bits of this value provide information on the return stack and processor mode. Table 12-10 shows the EXC_RETURN values with a description of the exception return behavior.

All EXC_RETURN values have bits[31:5] set to one. When this value is loaded into the PC, it indicates to the processor that the exception is complete, and the processor initiates the appropriate exception return sequence.

Table 12-10. Exception Return Behavior

EXC_RETURN[31:0]	Description
0xFFFFFFF1	Return to Handler mode, exception return uses non-floating-point state from the MSP and execution uses MSP after return.
0xFFFFFFF9	Return to Thread mode, exception return uses non-floating-point state from MSP and execution uses MSP after return.
0xFFFFFFD	Return to Thread mode, exception return uses non-floating-point state from the PSP and execution uses PSP after return.



12.4.3.8 Fault Handling

Faults are a subset of the exceptions, see "Exception Model". The following generate a fault:

- A bus error on:
 - An instruction fetch or vector table load
 - A data access
- An internally-detected error such as an undefined instruction
- An attempt to execute an instruction from a memory region marked as Non-Executable (XN).
- A privilege violation or an attempt to access an unmanaged region causing an MPU fault.

Fault Types

Table 12-11 shows the types of fault, the handler used for the fault, the corresponding fault status register, and the register bit that indicates that the fault has occurred. See "Configurable Fault Status Register" for more information about the fault status registers.

Table 12-11. Faults

Fault	Handler	Bit Name	Fault Status Register	
Bus error on a vector read	Lland facilit	VECTTBL	"I load Footbook Dorintor"	
Fault escalated to a hard fault	Hard fault	FORCED	"Hard Fault Status Register"	
MPU or default memory map mismatch:		_	_	
on instruction access	1	IACCVIOL		
on data access	Memory	DACCVIOL(2)		
during exception stacking	management fault	MSTKERR	"MMFSR: Memory Management Fault Status Subregister"	
during exception unstacking		MUNSKERR	Subregioter	
during lazy floating-point state preservation		MLSPERR		
Bus error:	1	_	_	
during exception stacking	Bus fault	STKERR		
during exception unstacking		UNSTKERR		
during instruction prefetch		IBUSERR		
during lazy floating-point state preservation		LSPERR	"BFSR: Bus Fault Status Subregister"	
Precise data bus error		PRECISERR		
Imprecise data bus error		IMPRECISERR		
Attempt to access a coprocessor		NOCP		
Undefined instruction		UNDEFINSTR		
Attempt to enter an invalid instruction set state ⁽¹⁾	Usage fault	INVSTATE	**************************************	
Invalid EXC_RETURN value		INVPC	"UFSR: Usage Fault Status Subregister"	
Illegal unaligned load or store		UNALIGNED		
Divide By 0		DIVBYZERO		

Notes: 1. Occurs on an access to an XN region even if the processor does not include an MPU or the MPU is disabled.

Fault Escalation and Hard Faults



^{2.} Attempt to use an instruction set other than the Thumb instruction set, or return to a non load/store-multiple instruction with ICI continuation.

All faults exceptions except for hard fault have configurable exception priority, see "System Handler Priority Registers". The software can disable the execution of the handlers for these faults, see "System Handler Control and State Register".

Usually, the exception priority, together with the values of the exception mask registers, determines whether the processor enters the fault handler, and whether a fault handler can preempt another fault handler, as described in "Exception Model".

In some situations, a fault with configurable priority is treated as a hard fault. This is called *priority escalation*, and the fault is described as *escalated to hard fault*. Escalation to hard fault occurs when:

- A fault handler causes the same kind of fault as the one it is servicing. This escalation to hard fault occurs because a fault handler cannot preempt itself; it must have the same priority as the current priority level.
- A fault handler causes a fault with the same or lower priority as the fault it is servicing. This is because the handler for the new fault cannot preempt the currently executing fault handler.
- An exception handler causes a fault for which the priority is the same as or lower than the currently executing exception.
- A fault occurs and the handler for that fault is not enabled.

If a bus fault occurs during a stack push when entering a bus fault handler, the bus fault does not escalate to a hard fault. This means that if a corrupted stack causes a fault, the fault handler executes even though the stack push for the handler failed. The fault handler operates but the stack contents are corrupted.

Note: Only Reset and NMI can preempt the fixed priority hard fault. A hard fault can preempt any exception other than Reset, NMI, or another hard fault.

Fault Status Registers and Fault Address Registers

The fault status registers indicate the cause of a fault. For bus faults and memory management faults, the fault address register indicates the address accessed by the operation that caused the fault, as shown in Table 12-12.

Table 12-12. Fault Status and Fault Address Registers

Handler	Status Register Name	Address Register Name	Register Description
Hard fault	SCB_HFSR	_	"Hard Fault Status Register"
Memory management fault	MMFSR	SCB_MMFAR	"MMFSR: Memory Management Fault Status Subregister" "MemManage Fault Address Register"
Bus fault	BFSR	SCB_BFAR	"BFSR: Bus Fault Status Subregister" "Bus Fault Address Register"
Usage fault	UFSR	_	"UFSR: Usage Fault Status Subregister"

Lockup

The processor enters a lockup state if a hard fault occurs when executing the NMI or hard fault handlers. When the processor is in lockup state, it does not execute any instructions. The processor remains in lockup state until either:

- It is reset
- An NMI occurs
- It is halted by a debugger.

Note: If the lockup state occurs from the NMI handler, a subsequent NMI does not cause the processor to leave the lockup state.



12.5 Power Management

The Cortex-M4 processor sleep modes reduce the power consumption:

- Sleep mode stops the processor clock
- Deep sleep mode stops the system clock and switches off the PLL and flash memory.

The SLEEPDEEP bit of the SCR selects which sleep mode is used; see "System Control Register".

This section describes the mechanisms for entering sleep mode, and the conditions for waking up from sleep mode.

12.5.1 Entering Sleep Mode

This section describes the mechanisms software can use to put the processor into sleep mode.

The system can generate spurious wakeup events, for example a debug operation wakes up the processor. Therefore, the software must be able to put the processor back into sleep mode after such an event. A program might have an idle loop to put the processor back to sleep mode.

12.5.1.1 Wait for Interrupt

The *wait for interrupt* instruction, WFI, causes immediate entry to sleep mode. When the processor executes a WFI instruction it stops executing instructions and enters sleep mode. See "WFI" for more information.

12.5.1.2 Wait for Event

The *wait for event* instruction, WFE, causes entry to sleep mode conditional on the value of an one-bit event register. When the processor executes a WFE instruction, it checks this register:

- If the register is 0, the processor stops executing instructions and enters sleep mode
- If the register is 1, the processor clears the register to 0 and continues executing instructions without entering sleep mode.

See "WFE" for more information.

12.5.1.3 Sleep-on-exit

If the SLEEPONEXIT bit of the SCR is set to 1 when the processor completes the execution of an exception handler, it returns to Thread mode and immediately enters sleep mode. Use this mechanism in applications that only require the processor to run when an exception occurs.

12.5.2 Wakeup from Sleep Mode

The conditions for the processor to wake up depend on the mechanism that cause it to enter sleep mode.

12.5.2.1 Wakeup from WFI or Sleep-on-exit

Normally, the processor wakes up only when it detects an exception with sufficient priority to cause exception entry.

Some embedded systems might have to execute system restore tasks after the processor wakes up, and before it executes an interrupt handler. To achieve this, set the PRIMASK bit to 1 and the FAULTMASK bit to 0. If an interrupt arrives that is enabled and has a higher priority than the current exception priority, the processor wakes up but does not execute the interrupt handler until the processor sets PRIMASK to zero. For more information about PRIMASK and FAULTMASK, see "Exception Mask Registers".

12.5.2.2 Wakeup from WFE

The processor wakes up if:

- It detects an exception with sufficient priority to cause an exception entry
- It detects an external event signal. See "External Event Input"
- In a multiprocessor system, another processor in the system executes an SEV instruction.



In addition, if the SEVONPEND bit in the SCR is set to 1, any new pending interrupt triggers an event and wakes up the processor, even if the interrupt is disabled or has insufficient priority to cause an exception entry. For more information about the SCR, see "System Control Register".

12.5.2.3 External Event Input

The processor provides an external event input signal. Peripherals can drive this signal, either to wake the processor from WFE, or to set the internal WFE event register to 1 to indicate that the processor must not enter sleep mode on a later WFE instruction. See "Wait for Event" for more information.

12.5.3 Power Management Programming Hints

ISO/IEC C cannot directly generate the WFI and WFE instructions. The CMSIS provides the following functions for these instructions:

```
void __WFE(void) // Wait for Event
void __WFI(void) // Wait for Interrupt
```



12.6 Cortex-M4 Instruction Set

12.6.1 Instruction Set Summary

The processor implements a version of the Thumb instruction set. Table 12-13 lists the supported instructions.

- Angle brackets, <>, enclose alternative forms of the operand
- Braces, {}, enclose optional operands
- The Operands column is not exhaustive
- Op2 is a flexible second operand that can be either a register or a constant
- Most instructions can use an optional condition code suffix.

For more information on the instructions and operands, see the instruction descriptions.

Table 12-13. Cortex-M4 Instructions

Mnemonic	Operands	Description	Flags
ADC, ADCS	{Rd,} Rn, Op2	Add with Carry	N,Z,C,V
ADD, ADDS	{Rd,} Rn, Op2	Add	N,Z,C,V
ADD, ADDW	{Rd,} Rn, #imm12	Add	N,Z,C,V
ADR	Rd, label	Load PC-relative address	_
AND, ANDS	{Rd,} Rn, Op2	Logical AND	N,Z,C
ASR, ASRS	Rd, Rm, <rs #n></rs #n>	Arithmetic Shift Right	N,Z,C
В	label	Branch	_
BFC	Rd, #lsb, #width	Bit Field Clear	_
BFI	Rd, Rn, #lsb, #width	Bit Field Insert	_
BIC, BICS	{Rd,} Rn, Op2	Bit Clear	N,Z,C
BKPT	#imm	Breakpoint	_
BL	label	Branch with Link	_
BLX	Rm	Branch indirect with Link	_
BX	Rm	Branch indirect	_
CBNZ	Rn, label	Compare and Branch if Non Zero	_
CBZ	Rn, label	Compare and Branch if Zero	_
CLREX	-	Clear Exclusive	_
CLZ	Rd, Rm	Count leading zeros	_
CMN	Rn, Op2	Compare Negative	N,Z,C,V
CMP	Rn, Op2	Compare	N,Z,C,V
CPSID	i	Change Processor State, Disable Interrupts	_
CPSIE	i	Change Processor State, Enable Interrupts	_
DMB	-	Data Memory Barrier	_
DSB	_	Data Synchronization Barrier	_
EOR, EORS	{Rd,} Rn, Op2	Exclusive OR	N,Z,C
ISB	-	Instruction Synchronization Barrier	_
IT	-	If-Then condition block	_



Table 12-13. Cortex-M4 Instructions (Continued)

Mnemonic	Operands	Description	Flags
LDM	Rn{!}, reglist	Load Multiple registers, increment after	-
LDMDB, LDMEA	Rn{!}, reglist	Load Multiple registers, decrement before	_
LDMFD, LDMIA	Rn{!}, reglist	Load Multiple registers, increment after	_
LDR	Rt, [Rn, #offset]	Load Register with word	_
LDRB, LDRBT	Rt, [Rn, #offset]	Load Register with byte	_
LDRD	Rt, Rt2, [Rn, #offset]	Load Register with two bytes	_
LDREX	Rt, [Rn, #offset]	Load Register Exclusive	-
LDREXB	Rt, [Rn]	Load Register Exclusive with byte	_
LDREXH	Rt, [Rn]	Load Register Exclusive with halfword	_
LDRH, LDRHT	Rt, [Rn, #offset]	Load Register with halfword	_
LDRSB, DRSBT	Rt, [Rn, #offset]	Load Register with signed byte	_
LDRSH, LDRSHT	Rt, [Rn, #offset]	Load Register with signed halfword	_
LDRT	Rt, [Rn, #offset]	Load Register with word	_
LSL, LSLS	Rd, Rm, <rs #n></rs #n>	Logical Shift Left	N,Z,C
LSR, LSRS	Rd, Rm, <rs #n></rs #n>	Logical Shift Right	N,Z,C
MLA	Rd, Rn, Rm, Ra	Multiply with Accumulate, 32-bit result	_
MLS	Rd, Rn, Rm, Ra	Multiply and Subtract, 32-bit result	_
MOV, MOVS	Rd, Op2	Move	N,Z,C
MOVT	Rd, #imm16	Move Top	_
MOVW, MOV	Rd, #imm16	Move 16-bit constant	N,Z,C
MRS	Rd, spec_reg	Move from special register to general register	_
MSR	spec_reg, Rm	Move from general register to special register	N,Z,C,V
MUL, MULS	{Rd,} Rn, Rm	Multiply, 32-bit result	N,Z
MVN, MVNS	Rd, Op2	Move NOT	N,Z,C
NOP	_	No Operation	_
ORN, ORNS	{Rd,} Rn, Op2	Logical OR NOT	N,Z,C
ORR, ORRS	{Rd,} Rn, Op2	Logical OR	N,Z,C
PKHTB, PKHBT	{Rd,} Rn, Rm, Op2	Pack Halfword	_
POP	reglist	Pop registers from stack	_
PUSH	reglist	Push registers onto stack	_
QADD	{Rd,} Rn, Rm	Saturating double and Add	Q
QADD16	{Rd,} Rn, Rm	Saturating Add 16	_
QADD8	{Rd,} Rn, Rm	Saturating Add 8	_
QASX	{Rd,} Rn, Rm	Saturating Add and Subtract with Exchange	_
QDADD	{Rd,} Rn, Rm	Saturating Add	Q
QDSUB	{Rd,} Rn, Rm	Saturating double and Subtract	Q
QSAX	{Rd,} Rn, Rm	Saturating Subtract and Add with Exchange	



Table 12-13. Cortex-M4 Instructions (Continued)

Mnemonic	Operands	Description	Flags
QSUB	{Rd,} Rn, Rm	Saturating Subtract	Q
QSUB16	{Rd,} Rn, Rm	Saturating Subtract 16	_
QSUB8	{Rd,} Rn, Rm	Saturating Subtract 8	_
RBIT	Rd, Rn	Reverse Bits	_
REV	Rd, Rn	Reverse byte order in a word	_
REV16	Rd, Rn	Reverse byte order in each halfword	_
REVSH	Rd, Rn	Reverse byte order in bottom halfword and sign extend	_
ROR, RORS	Rd, Rm, <rs #n></rs #n>	Rotate Right	N,Z,C
RRX, RRXS	Rd, Rm	Rotate Right with Extend	N,Z,C
RSB, RSBS	{Rd,} Rn, Op2	Reverse Subtract	N,Z,C,V
SADD16	{Rd,} Rn, Rm	Signed Add 16	GE
SADD8	{Rd,} Rn, Rm	Signed Add 8 and Subtract with Exchange	GE
SASX	{Rd,} Rn, Rm	Signed Add	GE
SBC, SBCS	{Rd,} Rn, Op2	Subtract with Carry	N,Z,C,V
SBFX	Rd, Rn, #lsb, #width	Signed Bit Field Extract	_
SDIV	{Rd,} Rn, Rm	Signed Divide	_
SEL	{Rd,} Rn, Rm	Select bytes	_
SEV	_	Send Event	_
SHADD16	{Rd,} Rn, Rm	Signed Halving Add 16	-
SHADD8	{Rd,} Rn, Rm	Signed Halving Add 8	-
SHASX	{Rd,} Rn, Rm	Signed Halving Add and Subtract with Exchange	_
SHSAX	{Rd,} Rn, Rm	Signed Halving Subtract and Add with Exchange	-
SHSUB16	{Rd,} Rn, Rm	Signed Halving Subtract 16	_
SHSUB8	{Rd,} Rn, Rm	Signed Halving Subtract 8	-
SMLABB, SMLABT, SMLATB, SMLATT	Rd, Rn, Rm, Ra	Signed Multiply Accumulate Long (halfwords)	Q
SMLAD, SMLADX	Rd, Rn, Rm, Ra	Signed Multiply Accumulate Dual	Q
SMLAL	RdLo, RdHi, Rn, Rm	Signed Multiply with Accumulate (32 × 32 + 64), 64-bit result	_
SMLALBB, SMLALBT, SMLALTB, SMLALTT	RdLo, RdHi, Rn, Rm	Signed Multiply Accumulate Long, halfwords	-
SMLALD, SMLALDX	RdLo, RdHi, Rn, Rm	Signed Multiply Accumulate Long Dual	_
SMLAWB, SMLAWT	Rd, Rn, Rm, Ra	Signed Multiply Accumulate, word by halfword	Q
SMLSD	Rd, Rn, Rm, Ra	Signed Multiply Subtract Dual	Q
SMLSLD	RdLo, RdHi, Rn, Rm	Signed Multiply Subtract Long Dual	
SMMLA	Rd, Rn, Rm, Ra	Signed Most significant word Multiply Accumulate	
SMMLS, SMMLR	Rd, Rn, Rm, Ra	Signed Most significant word Multiply Subtract –	
SMMUL, SMMULR	{Rd,} Rn, Rm	Signed Most significant word Multiply	_
SMUAD	{Rd,} Rn, Rm	Signed dual Multiply Add	Q

Table 12-13. Cortex-M4 Instructions (Continued)

Mnemonic	Operands	Description	Flags
SMULBB, SMULBT SMULTB, SMULTT	{Rd,} Rn, Rm	Signed Multiply (halfwords)	-
SMULL	RdLo, RdHi, Rn, Rm	Signed Multiply (32 × 32), 64-bit result	_
SMULWB, SMULWT	{Rd,} Rn, Rm	Signed Multiply word by halfword	_
SMUSD, SMUSDX	{Rd,} Rn, Rm	Signed dual Multiply Subtract	_
SSAT	Rd, #n, Rm {,shift #s}	Signed Saturate	Q
SSAT16	Rd, #n, Rm	Signed Saturate 16	Q
SSAX	{Rd,} Rn, Rm	Signed Subtract and Add with Exchange	GE
SSUB16	{Rd,} Rn, Rm	Signed Subtract 16	_
SSUB8	{Rd,} Rn, Rm	Signed Subtract 8	_
STM	Rn{!}, reglist	Store Multiple registers, increment after	_
STMDB, STMEA	Rn{!}, reglist	Store Multiple registers, decrement before	_
STMFD, STMIA	Rn{!}, reglist	Store Multiple registers, increment after	_
STR	Rt, [Rn, #offset]	Store Register word	_
STRB, STRBT	Rt, [Rn, #offset]	Store Register byte	_
STRD	Rt, Rt2, [Rn, #offset]	Store Register two words	_
STREX	Rd, Rt, [Rn, #offset]	Store Register Exclusive	_
STREXB	Rd, Rt, [Rn]	Store Register Exclusive byte	_
STREXH	Rd, Rt, [Rn]	Store Register Exclusive halfword	_
STRH, STRHT	Rt, [Rn, #offset]	Store Register halfword	_
STRT	Rt, [Rn, #offset]	Store Register word	_
SUB, SUBS	{Rd,} Rn, Op2	Subtract	N,Z,C,V
SUB, SUBW	{Rd,} Rn, #imm12	Subtract	N,Z,C,V
SVC	#imm	Supervisor Call	_
SXTAB	{Rd,} Rn, Rm,{,ROR #}	Extend 8 bits to 32 and add	_
SXTAB16	{Rd,} Rn, Rm,{,ROR #}	Dual extend 8 bits to 16 and add	_
SXTAH	{Rd,} Rn, Rm,{,ROR #}	Extend 16 bits to 32 and add	_
SXTB16	{Rd,} Rm {,ROR #n}	Signed Extend Byte 16	_
SXTB	{Rd,} Rm {,ROR #n}	Sign extend a byte	_
SXTH	{Rd,} Rm {,ROR #n}	Sign extend a halfword	_
TBB	[Rn, Rm]	Table Branch Byte	_
ТВН	[Rn, Rm, LSL #1]	Table Branch Halfword	_
TEQ	Rn, Op2	Test Equivalence	N,Z,C
TST	Rn, Op2	Test	N,Z,C
UADD16	{Rd,} Rn, Rm	Unsigned Add 16	GE
UADD8	{Rd,} Rn, Rm	Unsigned Add 8	GE
USAX	{Rd,} Rn, Rm	Unsigned Subtract and Add with Exchange	GE



Table 12-13. Cortex-M4 Instructions (Continued)

Mnemonic	Operands	Description	Flags
UHADD16	{Rd,} Rn, Rm	Unsigned Halving Add 16	
UHADD8	{Rd,} Rn, Rm	Unsigned Halving Add 8	
UHASX	{Rd,} Rn, Rm	Unsigned Halving Add and Subtract with Exchange	
UHSAX	{Rd,} Rn, Rm	Unsigned Halving Subtract and Add with Exchange	
UHSUB16	{Rd,} Rn, Rm	Unsigned Halving Subtract 16	_
UHSUB8	{Rd,} Rn, Rm	Unsigned Halving Subtract 8	_
UBFX	Rd, Rn, #lsb, #width	Unsigned Bit Field Extract	_
UDIV	{Rd,} Rn, Rm	Unsigned Divide	_
UMAAL	RdLo, RdHi, Rn, Rm	Unsigned Multiply Accumulate Accumulate Long ($32 \times 32 + 32 + 32$), 64-bit result	_
UMLAL	RdLo, RdHi, Rn, Rm	Unsigned Multiply with Accumulate (32 × 32 + 64), 64-bit result	_
UMULL	RdLo, RdHi, Rn, Rm	Unsigned Multiply (32 × 32), 64-bit result	-
UQADD16	{Rd,} Rn, Rm	Unsigned Saturating Add 16	_
UQADD8	{Rd,} Rn, Rm	Unsigned Saturating Add 8	_
UQASX	{Rd,} Rn, Rm	Unsigned Saturating Add and Subtract with Exchange	
UQSAX	{Rd,} Rn, Rm	Unsigned Saturating Subtract and Add with Exchange	_
UQSUB16	{Rd,} Rn, Rm	Unsigned Saturating Subtract 16	
UQSUB8	{Rd,} Rn, Rm	Unsigned Saturating Subtract 8	
USAD8	{Rd,} Rn, Rm	Unsigned Sum of Absolute Differences	
USADA8	{Rd,} Rn, Rm, Ra	Unsigned Sum of Absolute Differences and Accumulate	
USAT	Rd, #n, Rm {,shift #s}	Unsigned Saturate	
USAT16	Rd, #n, Rm	Unsigned Saturate 16	
UASX	{Rd,} Rn, Rm	Unsigned Add and Subtract with Exchange	
USUB16	{Rd,} Rn, Rm	Unsigned Subtract 16	
USUB8	{Rd,} Rn, Rm	Unsigned Subtract 8	
UXTAB	{Rd,} Rn, Rm,{,ROR #}	Rotate, extend 8 bits to 32 and Add	
UXTAB16	{Rd,} Rn, Rm,{,ROR #}	Rotate, dual extend 8 bits to 16 and Add	
UXTAH	{Rd,} Rn, Rm,{,ROR #}	Rotate, unsigned extend and Add Halfword	
UXTB	{Rd,} Rm {,ROR #n}	Zero extend a byte	
UXTB16	{Rd,} Rm {,ROR #n}	Unsigned Extend Byte 16	
UXTH	{Rd,} Rm {,ROR #n}	Zero extend a halfword	
VABS.F32	Sd, Sm	Floating-point Absolute	
VADD.F32	{Sd,} Sn, Sm	Floating-point Add	
VCMP.F32	Sd, <sm #0.0="" =""></sm>	Compare two floating-point registers, or one floating-point register and zero	
VCMPE.F32	Sd, <sm #0.0="" =""></sm>	Compare two floating-point registers, or one floating-point register and zero with Invalid Operation check	FPSCR

Table 12-13. Cortex-M4 Instructions (Continued)

Mnemonic	Operands Description		Flags
VCVT.S32.F32	Sd, Sm	Convert between floating-point and integer	_
VCVT.S16.F32	Sd, Sd, #fbits	Convert between floating-point and fixed point	_
VCVTR.S32.F32	Sd, Sm	Convert between floating-point and integer with rounding	_
VCVT <b h>.F32.F16</b h>	Sd, Sm	Converts half-precision value to single-precision	_
VCVTT <b t>.F32.F16</b t>	Sd, Sm	Converts single-precision register to half-precision	_
VDIV.F32	{Sd,} Sn, Sm	Floating-point Divide	_
VFMA.F32	{Sd,} Sn, Sm	Floating-point Fused Multiply Accumulate	-
VFNMA.F32	{Sd,} Sn, Sm	Floating-point Fused Negate Multiply Accumulate	-
VFMS.F32	{Sd,} Sn, Sm	Floating-point Fused Multiply Subtract	_
VFNMS.F32	{Sd,} Sn, Sm	Floating-point Fused Negate Multiply Subtract	_
VLDM.F<32 64>	Rn{!}, list	Load Multiple extension registers	_
VLDR.F<32 64>	<dd sd>, [Rn]</dd sd>	Load an extension register from memory	_
VLMA.F32	{Sd,} Sn, Sm	Floating-point Multiply Accumulate	-
VLMS.F32	{Sd,} Sn, Sm	Floating-point Multiply Subtract	-
VMOV.F32	Sd, #imm	Floating-point Move immediate	_
VMOV	Sd, Sm	Floating-point Move register	-
VMOV	Sn, Rt	Copy ARM core register to single precision	-
VMOV	Sm, Sm1, Rt, Rt2	Copy 2 ARM core registers to 2 single precision	_
VMOV	Dd[x], Rt	Copy ARM core register to scalar	_
VMOV	Rt, Dn[x]	Copy scalar to ARM core register	
VMRS	Rt, FPSCR	Move FPSCR to ARM core register or APSR	N,Z,C,V
VMSR	FPSCR, Rt	Move to FPSCR from ARM Core register	
VMUL.F32	{Sd,} Sn, Sm	Floating-point Multiply	
VNEG.F32	Sd, Sm	Floating-point Negate	
VNMLA.F32	Sd, Sn, Sm	Floating-point Multiply and Add	
VNMLS.F32	Sd, Sn, Sm	Floating-point Multiply and Subtract –	
VNMUL	{Sd,} Sn, Sm	Floating-point Multiply –	
VPOP	list	Pop extension registers –	
VPUSH	list	Push extension registers –	
VSQRT.F32	Sd, Sm	Calculates floating-point Square Root –	
VSTM	Rn{!}, list	Floating-point register Store Multiple –	
VSTR.F<32 64>	Sd, [Rn]	Stores an extension register to memory –	
VSUB.F<32 64>	{Sd,} Sn, Sm	Floating-point Subtract	-
WFE	_	Wait For Event	-
WFI	_	Wait For Interrupt –	



12.6.2 CMSIS Functions

ISO/IEC cannot directly access some Cortex-M4 instructions. This section describes intrinsic functions that can generate these instructions, provided by the CMIS and that might be provided by a C compiler. If a C compiler does not support an appropriate intrinsic function, the user might have to use inline assembler to access some instructions.

The CMSIS provides the following intrinsic functions to generate instructions that ISO/IEC C code cannot directly access:

Table 12-14. CMSIS Functions to Generate some Cortex-M4 Instructions

Instruction	CMSIS Function	
CPSIE I	voidenable_irq(void)	
CPSID I	voiddisable_irq(void)	
CPSIE F	voidenable_fault_irq(void)	
CPSID F	voiddisable_fault_irq(void)	
ISB	voidISB(void)	
DSB	voidDSB(void)	
DMB	voidDMB(void)	
REV	uint32_tREV(uint32_t int value)	
REV16	uint32_tREV16(uint32_t int value)	
REVSH	uint32_tREVSH(uint32_t int value)	
RBIT	uint32_tRBIT(uint32_t int value)	
SEV	voidSEV(void)	
WFE	voidWFE(void)	
WFI	voidWFI(void)	

The CMSIS also provides a number of functions for accessing the special registers using MRS and MSR instructions:

Table 12-15. CMSIS Intrinsic Functions to Access the Special Registers

Special Register	Access	CMSIS Function	
PRIMASK	Read	uint32_tget_PRIMASK (void)	
PRIMASK	Write	voidset_PRIMASK (uint32_t value)	
FALILTMACK	Read	uint32_tget_FAULTMASK (void)	
FAULTMASK	Write	voidset_FAULTMASK (uint32_t value)	
BASEPRI	Read	uint32_tget_BASEPRI (void)	
DASEFRI	Write	voidset_BASEPRI (uint32_t value)	
CONTROL	Read	uint32_tget_CONTROL (void)	
CONTROL	Write	voidset_CONTROL (uint32_t value)	
MSP	Read	uint32_tget_MSP (void)	
MSP	Write	voidset_MSP (uint32_t TopOfMainStack)	
PSP	Read	uint32_tget_PSP (void)	
FOF	Write	voidset_PSP (uint32_t TopOfProcStack)	

12.6.3 Instruction Descriptions

12.6.3.1 Operands

An instruction operand can be an ARM register, a constant, or another instruction-specific parameter. Instructions act on the operands and often store the result in a destination register. When there is a destination register in the instruction, it is usually specified before the operands.

Operands in some instructions are flexible, can either be a register or a constant. See "Flexible Second Operand".

12.6.3.2 Restrictions when Using PC or SP

Many instructions have restrictions on whether the *Program Counter* (PC) or *Stack Pointer* (SP) for the operands or destination register can be used. See instruction descriptions for more information.



Note: Bit[0] of any address written to the PC with a BX, BLX, LDM, LDR, or POP instruction must be 1 for correct execution, because this bit indicates the required instruction set, and the Cortex-M4 processor only supports Thumb instructions.

12.6.3.3 Flexible Second Operand

Many general data processing instructions have a flexible second operand. This is shown as *Operand2* in the descriptions of the syntax of each instruction.

Operand2 can be a:

- "Constant"
- "Register with Optional Shift"

Constant

Specify an Operand2 constant in the form:

#constant

where constant can be:

- Any constant that can be produced by shifting an 8-bit value left by any number of bits within a 32-bit word
- Any constant of the form 0x00XY00XY
- Any constant of the form 0xXY00XY00
- Any constant of the form 0xXYXYXYXY.

Note: In the constants shown above, X and Y are hexadecimal digits.

In addition, in a small number of instructions, *constant* can take a wider range of values. These are described in the individual instruction descriptions.

When an Operand2 constant is used with the instructions MOVS, MVNS, ANDS, ORRS, ORNS, EORS, BICS, TEQ or TST, the carry flag is updated to bit[31] of the constant, if the constant is greater than 255 and can be produced by shifting an 8-bit value. These instructions do not affect the carry flag if *Operand2* is any other constant.

Instruction Substitution

The assembler might be able to produce an equivalent instruction in cases where the user specifies a constant that is not permitted. For example, an assembler might assemble the instruction CMP Rd, #0xFFFFFFE as the equivalent instruction CMN Rd, #0x2.

Register with Optional Shift

Specify an Operand2 register in the form:

```
Rm {, shift}
```

where:

Rmis the register holding the data for the second operand.

shiftis an optional shift to be applied to Rm. It can be one of:

ASR #*n*arithmetic shift right *n* bits, $1 \le n \le 32$.

LSL #*n*logical shift left *n* bits, $1 \le n \le 31$.

LSR #*n*logical shift right *n* bits, $1 \le n \le 32$.

ROR #*n*rotate right *n* bits, $1 \le n \le 31$.

RRXrotate right one bit, with extend.

-if omitted, no shift occurs, equivalent to LSL #0.

If the user omits the shift, or specifies LSL #0, the instruction uses the value in Rm.



If the user specifies a shift, the shift is applied to the value in Rm, and the resulting 32-bit value is used by the instruction. However, the contents in the register Rm remains unchanged. Specifying a register with shift also updates the carry flag when used with certain instructions. For information on the shift operations and how they affect the carry flag, see "Flexible Second Operand"

12.6.3.4 Shift Operations

Register shift operations move the bits in a register left or right by a specified number of bits, the *shift length*. Register shift can be performed:

- Directly by the instructions ASR, LSR, LSL, ROR, and RRX, and the result is written to a destination register
- During the calculation of *Operand2* by the instructions that specify the second operand as a register with shift. See "Flexible Second Operand". The result is used by the instruction.

The permitted shift lengths depend on the shift type and the instruction. If the shift length is 0, no shift occurs. Register shift operations update the carry flag except when the specified shift length is 0. The following subsections describe the various shift operations and how they affect the carry flag. In these descriptions, *Rm* is the register containing the value to be shifted, and *n* is the shift length.

ASR

Arithmetic shift right by n bits moves the left-hand 32-n bits of the register, Rm, to the right by n places, into the right-hand 32-n bits of the result. And it copies the original bit[31] of the register into the left-hand n bits of the result. See Figure 12-8.

The ASR #n operation can be used to divide the value in the register Rm by 2^n , with the result being rounded towards negative-infinity.

When the instruction is ASRS or when ASR #n is used in *Operand2* with the instructions MOVS, MVNS, ANDS, ORRS, ORNS, EORS, BICS, TEQ or TST, the carry flag is updated to the last bit shifted out, bit[*n*-1], of the register *Rm*.

- If n is 32 or more, then all the bits in the result are set to the value of bit[31] of Rm.
- If n is 32 or more and the carry flag is updated, it is updated to the value of bit[31] of Rm.

Figure 12-8. ASR #3



LSR

Logical shift right by n bits moves the left-hand 32-n bits of the register Rm, to the right by *n* places, into the right-hand 32-n bits of the result. And it sets the left-hand n bits of the result to 0. See Figure 12-9.


The LSR #n operation can be used to divide the value in the register Rm by 2^n , if the value is regarded as an unsigned integer.

When the instruction is LSRS or when LSR #n is used in *Operand2* with the instructions MOVS, MVNS, ANDS, ORRS, ORNS, EORS, BICS, TEQ or TST, the carry flag is updated to the last bit shifted out, bit[n-1], of the register Rm.

- If *n* is 32 or more, then all the bits in the result are cleared to 0.
- If *n* is 33 or more and the carry flag is updated, it is updated to 0.



Figure 12-9. LSR #3



LSL


Logical shift left by n bits moves the right-hand 32-n bits of the register Rm, to the left by n places, into the left-hand 32-n bits of the result; and it sets the right-hand n bits of the result to 0. See Figure 12-10.

The LSL #n operation can be used to multiply the value in the register Rm by 2^n , if the value is regarded as an unsigned integer or a two's complement signed integer. Overflow can occur without warning.

When the instruction is LSLS or when LSL #n, with non-zero *n*, is used in *Operand*2 with the instructions MOVS, MVNS, ANDS, ORRS, ORNS, EORS, BICS, TEQ or TST, the carry flag is updated to the last bit shifted out, bit[32-*n*], of the register *Rm*. These instructions do not affect the carry flag when used with LSL #0.

- If n is 32 or more, then all the bits in the result are cleared to 0.
- If n is 33 or more and the carry flag is updated, it is updated to 0.

Figure 12-10. LSL #3



ROR

Rotate right by n bits moves the left-hand 32-n bits of the register Rm, to the right by n places, into the right-hand 32-n bits of the result; and it moves the right-hand n bits of the register into the left-hand n bits of the result. See Figure 12-11.

When the instruction is RORS or when ROR #n is used in *Operand2* with the instructions MOVS, MVNS, ANDS, ORRS, ORNS, EORS, BICS, TEQ or TST, the carry flag is updated to the last bit rotation, bit[n-1], of the register *Rm*.

- If *n* is 32, then the value of the result is same as the value in *Rm*, and if the carry flag is updated, it is updated to bit[31] of *Rm*.
- ROR with shift length, n, more than 32 is the same as ROR with shift length n-32.

Figure 12-11. ROR #3




RRX

Rotate right with extend moves the bits of the register *Rm* to the right by one bit; and it copies the carry flag into bit[31] of the result. See Figure 12-12.

When the instruction is RRXS or when RRX is used in *Operand2* with the instructions MOVS, MVNS, ANDS, ORRS, ORNS, EORS, BICS, TEQ or TST, the carry flag is updated to bit[0] of the register *Rm*.

Figure 12-12. RRX



12.6.3.5 Address Alignment

An aligned access is an operation where a word-aligned address is used for a word, dual word, or multiple word access, or where a halfword-aligned address is used for a halfword access. Byte accesses are always aligned.

The Cortex-M4 processor supports unaligned access only for the following instructions:

- LDR, LDRT
- LDRH, LDRHT
- LDRSH, LDRSHT
- STR, STRT
- STRH, STRHT

All other load and store instructions generate a usage fault exception if they perform an unaligned access, and therefore their accesses must be address-aligned. For more information about usage faults, see "Fault Handling".

Unaligned accesses are usually slower than aligned accesses. In addition, some memory regions might not support unaligned accesses. Therefore, ARM recommends that programmers ensure that accesses are aligned. To avoid accidental generation of unaligned accesses, use the UNALIGN_TRP bit in the Configuration and Control Register to trap all unaligned accesses, see "Configuration and Control Register".

12.6.3.6 PC-relative Expressions

A PC-relative expression or *label* is a symbol that represents the address of an instruction or literal data. It is represented in the instruction as the PC value plus or minus a numeric offset. The assembler calculates the required offset from the label and the address of the current instruction. If the offset is too big, the assembler produces an error.

- For B, BL, CBNZ, and CBZ instructions, the value of the PC is the address of the current instruction plus 4 bytes.
- For all other instructions that use labels, the value of the PC is the address of the current instruction plus 4 bytes, with bit[1] of the result cleared to 0 to make it word-aligned.
- Your assembler might permit other syntaxes for PC-relative expressions, such as a label plus or minus a number, or an expression of the form [PC, #number].

12.6.3.7 Conditional Execution

Most data processing instructions can optionally update the condition flags in the *Application Program Status Register* (APSR) according to the result of the operation, see "Application Program Status Register". Some instructions update all flags, and some only update a subset. If a flag is not updated, the original value is preserved. See the instruction descriptions for the flags they affect.

An instruction can be executed conditionally, based on the condition flags set in another instruction, either:



- Immediately after the instruction that updated the flags
- After any number of intervening instructions that have not updated the flags.

Conditional execution is available by using conditional branches or by adding condition code suffixes to instructions. See Table 12-16 for a list of the suffixes to add to instructions to make them conditional instructions. The condition code suffix enables the processor to test a condition based on the flags. If the condition test of a conditional instruction fails, the instruction:

- Does not execute
- Does not write any value to its destination register
- Does not affect any of the flags
- Does not generate any exception.

Conditional instructions, except for conditional branches, must be inside an If-Then instruction block. See "IT" for more information and restrictions when using the IT instruction. Depending on the vendor, the assembler might automatically insert an IT instruction if there are conditional instructions outside the IT block.

The CBZ and CBNZ instructions are used to compare the value of a register against zero and branch on the result.

This section describes:

- "Condition Flags"
- "Condition Code Suffixes".

Condition Flags

The APSR contains the following condition flags:

N Set to 1 when the result of the operation was negative, cleared to 0 otherwise.

Z Set to 1 when the result of the operation was zero, cleared to 0 otherwise.

C Set to 1 when the operation resulted in a carry, cleared to 0 otherwise.

V Set to 1 when the operation caused overflow, cleared to 0 otherwise.

For more information about the APSR, see "Program Status Register".

A carry occurs:

- If the result of an addition is greater than or equal to 2³²
- If the result of a subtraction is positive or zero
- As the result of an inline barrel shifter operation in a move or logical instruction.

An overflow occurs when the sign of the result, in bit[31], does not match the sign of the result, had the operation been performed at infinite precision, for example:

- If adding two negative values results in a positive value
- If adding two positive values results in a negative value
- If subtracting a positive value from a negative value generates a positive value
- If subtracting a negative value from a positive value generates a negative value.

The Compare operations are identical to subtracting, for CMP, or adding, for CMN, except that the result is discarded. See the instruction descriptions for more information.

Note: Most instructions update the status flags only if the S suffix is specified. See the instruction descriptions for more information.

Condition Code Suffixes

The instructions that can be conditional have an optional condition code, shown in syntax descriptions as {cond}. Conditional execution requires a preceding IT instruction. An instruction with a condition code is only executed if the condition code flags in the APSR meet the specified condition. Table 12-16 shows the condition codes to use.



A conditional execution can be used with the IT instruction to reduce the number of branch instructions in code. Table 12-16 also shows the relationship between condition code suffixes and the N, Z, C, and V flags.

Table 12-16. Condition Code Suffixes

Suffix	Flags	Meaning		
EQ	Z = 1	Equal		
NE	Z = 0	Not equal		
CS or HS	C = 1	Higher or same, unsigned ≥		
CC or LO	C = 0	Lower, unsigned <		
MI	N = 1	Negative		
PL	N = 0	Positive or zero		
VS	V = 1	Overflow		
VC	V = 0	No overflow		
HI	C = 1 and Z = 0	Higher, unsigned >		
LS	C = 0 or Z = 1	Lower or same, unsigned ≤		
GE	N = V	Greater than or equal, signed ≥		
LT	N != V	Less than, signed <		
GT	Z = 0 and N = V	Greater than, signed >		
LE	Z = 1 and N != V	Less than or equal, signed ≤		
AL	Can have any value	Always. This is the default when no suffix is specified.		

Absolute Value

The example below shows the use of a conditional instruction to find the absolute value of a number. R0 = ABS(R1).

```
MOVS R0, R1 ; R0 = R1, setting flags IT MI ; IT instruction for the negative condition RSBMI R0, R1, \#0 ; If negative, R0 = -R1
```

Compare and Update Value

The example below shows the use of conditional instructions to update the value of R4 if the signed values R0 is greater than R1 and R2 is greater than R3.

```
CMP R0, R1 ; Compare R0 and R1, setting flags
ITT GT ; IT instruction for the two GT conditions
CMPGT R2, R3 ; If 'greater than', compare R2 and R3, setting flags
MOVGT R4, R5 ; If still 'greater than', do R4 = R5
```

12.6.3.8 Instruction Width Selection

There are many instructions that can generate either a 16-bit encoding or a 32-bit encoding depending on the operands and destination register specified. For some of these instructions, the user can force a specific instruction size by using an instruction width suffix. The .W suffix forces a 32-bit instruction encoding. The .N suffix forces a 16-bit instruction encoding.

If the user specifies an instruction width suffix and the assembler cannot generate an instruction encoding of the requested width, it generates an error.

Note: In some cases, it might be necessary to specify the .W suffix, for example if the operand is the label of an instruction or literal data, as in the case of branch instructions. This is because the assembler might not automatically generate the right size encoding.



To use an instruction width suffix, place it immediately after the instruction mnemonic and condition code, if any. The example below shows instructions with the instruction width suffix.

```
BCS.W label ; creates a 32-bit instruction even for a short ; branch

ADDS.W RO, RO, RI ; creates a 32-bit instruction even though the same ; operation can be done by a 16-bit instruction
```



12.6.4 Memory Access Instructions

The table below shows the memory access instructions.

Table 12-17. Memory Access Instructions

Mnemonic	Description
ADR	Load PC-relative address
CLREX	Clear Exclusive
LDM{mode}	Load Multiple registers
LDR{type}	Load Register using immediate offset
LDR{type}	Load Register using register offset
LDR{type}T	Load Register with unprivileged access
LDR	Load Register using PC-relative address
LDRD	Load Register Dual
LDREX{type}	Load Register Exclusive
POP	Pop registers from stack
PUSH	Push registers onto stack
STM{mode}	Store Multiple registers
STR{type}	Store Register using immediate offset
STR{type}	Store Register using register offset
STR{type}T	Store Register with unprivileged access
STREX{type}	Store Register Exclusive



12.6.4.1 ADR

Load PC-relative address.

Syntax

```
ADR\{cond\}\ Rd, label
```

where:

condis an optional condition code, see "Conditional Execution".

Rdis the destination register.

labelis a PC-relative expression. See "PC-relative Expressions".

Operation

ADR determines the address by adding an immediate value to the PC, and writes the result to the destination register.

ADR produces position-independent code, because the address is PC-relative.

If ADR is used to generate a target address for a BX or BLX instruction, ensure that bit[0] of the address generated is set to 1 for correct execution.

Values of *label* must be within the range of –4095 to +4095 from the address in the PC.

Note: The user might have to use the .W suffix to get the maximum offset range or to generate addresses that are not word-aligned. See "Instruction Width Selection".

Restrictions

Rd must not be SP and must not be PC.

Condition Flags

This instruction does not change the flags.

Examples

```
ADR R1, TextMessage ; Write address value of a location labelled as ; TextMessage to R1
```

12.6.4.2 LDR and STR, Immediate Offset

Load and Store with immediate offset, pre-indexed immediate offset, or post-indexed immediate offset.

Syntax

```
 op\{type\}\{cond\} \ Rt, \ [Rn \ \{, \ \#offset\}] \qquad ; \ immediate \ offset \\ op\{type\}\{cond\} \ Rt, \ [Rn, \ \#offset]! \qquad ; \ pre-indexed \\ op\{type\}\{cond\} \ Rt, \ [Rn], \ \#offset \} \qquad ; \ post-indexed \\ opD\{cond\} \ Rt, \ Rt2, \ [Rn, \ \#offset]! \qquad ; \ pre-indexed, \ two \ words \\ opD\{cond\} \ Rt, \ Rt2, \ [Rn], \ \#offset \qquad ; \ post-indexed, \ two \ words \\ opD\{cond\} \ Rt, \ Rt2, \ [Rn], \ \#offset \qquad ; \ post-indexed, \ two \ words \\ opD\{cond\} \ Rt, \ Rt2, \ [Rn], \ \#offset \qquad ; \ post-indexed, \ two \ words \\ opD\{cond\} \ Rt, \ Rt2, \ [Rn], \ \#offset \qquad ; \ post-indexed, \ two \ words \\ opD\{cond\} \ Rt, \ Rt2, \ [Rn], \ \#offset \qquad ; \ post-indexed, \ two \ words \\ opD\{cond\} \ Rt, \ Rt2, \ [Rn], \ \#offset \qquad ; \ post-indexed, \ two \ words \\ opD\{cond\} \ Rt, \ Rt2, \ [Rn], \ \#offset \qquad ; \ post-indexed, \ two \ words \\ opD\{cond\} \ Rt, \ Rt2, \ [Rn], \ \#offset \qquad ; \ post-indexed, \ two \ words \\ opD\{cond\} \ Rt, \ Rt2, \ [Rn], \ \#offset \qquad ; \ post-indexed, \ two \ words \\ opD\{cond\} \ Rt, \ Rt2, \ [Rn], \ \#offset \qquad ; \ post-indexed, \ two \ words \\ opD\{cond\} \ Rt, \ Rt2, \ [Rn], \ \#offset \qquad ; \ post-indexed, \ two \ words \\ opD\{cond\} \ Rt, \ Rt2, \ [Rn], \ \#offset \qquad ; \ post-indexed, \ two \ words \\ opD\{cond\} \ Rt, \ Rt2, \ [Rn], \ \#offset \qquad ; \ post-indexed, \ two \ words \\ opD\{cond\} \ Rt, \ Rt2, \ [Rn], \ \#offset \qquad ; \ post-indexed, \ Rt2, \ [Rn], \ \#offset \qquad ; \ post-indexed, \ Rt3, \ Rt3, \ Rt3, \ Rt4, \
```

where:

opis one of:

LDRLoad Register.

STRStore Register.

typeis one of:

Bunsigned byte, zero extend to 32 bits on loads.

SBsigned byte, sign extend to 32 bits (LDR only).

Hunsigned halfword, zero extend to 32 bits on loads.

SHsigned halfword, sign extend to 32 bits (LDR only).

-omit, for word.

condis an optional condition code, see "Conditional Execution".

Rtis the register to load or store.

Rnis the register on which the memory address is based.

offsetis an offset from Rn. If offset is omitted, the address is the contents of Rn.

Rt2is the additional register to load or store for two-word operations.

Operation

LDR instructions load one or two registers with a value from memory.

STR instructions store one or two register values to memory.

Load and store instructions with immediate offset can use the following addressing modes:

Offset Addressing

The offset value is added to or subtracted from the address obtained from the register Rn. The result is used as the address for the memory access. The register Rn is unaltered. The assembly language syntax for this mode is:

```
[Rn, #offset]
```



Pre-indexed Addressing

The offset value is added to or subtracted from the address obtained from the register *Rn*. The result is used as the address for the memory access and written back into the register *Rn*. The assembly language syntax for this mode is:

[Rn, #offset]!

Post-indexed Addressing

The address obtained from the register *Rn* is used as the address for the memory access. The offset value is added to or subtracted from the address, and written back into the register *Rn*. The assembly language syntax for this mode is:

[Rn], #offset

The value to load or store can be a byte, halfword, word, or two words. Bytes and halfwords can either be signed or unsigned. See "Address Alignment".

The table below shows the ranges of offset for immediate, pre-indexed and post-indexed forms.

Table 12-18. Offset Ranges

Instruction Type	Immediate Offset	Pre-indexed	Post-indexed
Word, halfword, signed halfword, byte, or signed byte	-255 to 4095	-255 to 255	-255 to 255
Two words	multiple of 4 in the range -1020 to 1020	multiple of 4 in the range -1020 to 1020	multiple of 4 in the range -1020 to 1020

Restrictions

For load instructions:

- Rt can be SP or PC for word loads only
- Rt must be different from Rt2 for two-word loads
- Rn must be different from Rt and Rt2 in the pre-indexed or post-indexed forms.

When Rt is PC in a word load instruction:

- Bit[0] of the loaded value must be 1 for correct execution
- A branch occurs to the address created by changing bit[0] of the loaded value to 0
- If the instruction is conditional, it must be the last instruction in the IT block.

For store instructions:

- Rt can be SP for word stores only
- Rt must not be PC
- Rn must not be PC
- Rn must be different from Rt and Rt2 in the pre-indexed or post-indexed forms.

Condition Flags

These instructions do not change the flags.



Examples

```
R8, [R10]
                              ; Loads R8 from the address in R10.
      R8, [R10] ; Loads R8 from the address in R10.
R2, [R5, #960]! ; Loads (conditionally) R2 from a word
LDRNE
                              ; 960 bytes above the address in R5, and
                               ; increments R5 by 960.
       R2, [R9, #const-struc] ; const-struc is an expression evaluating
STR
                               ; to a constant in the range 0-4095.
STRH R3, [R4], #4
                               ; Store R3 as halfword data into address in
                               ; R4, then increment R4 by 4
LDRD R8, R9, [R3, #0x20] ; Load R8 from a word 32 bytes above the
                               ; address in R3, and load R9 from a word 36
                              ; bytes above the address in R3
STRD R0, R1, [R8], #-16
                             ; Store R0 to address in R8, and store R1 to
                              ; a word 4 bytes above the address in R8,
                               ; and then decrement R8 by 16.
```

12.6.4.3 LDR and STR, Register Offset

Load and Store with register offset.

Syntax

```
op\{type\}\{cond\} Rt, [Rn, Rm \{, LSL \#n\}]
```

where:

opis one of:

LDRLoad Register.

STRStore Register.

typeis one of:

Bunsigned byte, zero extend to 32 bits on loads.

SBsigned byte, sign extend to 32 bits (LDR only).

Hunsigned halfword, zero extend to 32 bits on loads.

SHsigned halfword, sign extend to 32 bits (LDR only).

-omit, for word.

condis an optional condition code, see "Conditional Execution".

Rtis the register to load or store.

Rnis the register on which the memory address is based.

Rmis a register containing a value to be used as the offset.

LSL #n is an optional shift, with n in the range 0 to 3.

Operation

LDR instructions load a register with a value from memory.

STR instructions store a register value into memory.

The memory address to load from or store to is at an offset from the register *Rn*. The offset is specified by the register *Rm* and can be shifted left by up to 3 bits using LSL.

The value to load or store can be a byte, halfword, or word. For load instructions, bytes and halfwords can either be signed or unsigned. See "Address Alignment".

Restrictions

In these instructions:



- Rn must not be PC
- Rm must not be SP and must not be PC
- Rt can be SP only for word loads and word stores
- Rt can be PC only for word loads.

When Rt is PC in a word load instruction:

- Bit[0] of the loaded value must be 1 for correct execution, and a branch occurs to this halfword-aligned address
- If the instruction is conditional, it must be the last instruction in the IT block.

Condition Flags

These instructions do not change the flags.

Examples

```
STR R0, [R5, R1] ; Store value of R0 into an address equal to ; sum of R5 and R1

LDRSB R0, [R5, R1, LSL #1] ; Read byte value from an address equal to ; sum of R5 and two times R1, sign extended it ; to a word value and put it in R0

STR R0, [R1, R2, LSL #2] ; Stores R0 to an address equal to sum of R1 ; and four times R2
```



12.6.4.4 LDR and STR, Unprivileged

Load and Store with unprivileged access.

Syntax

```
op\{type\}T\{cond\} Rt, [Rn \{, \#offset\}]; immediate offset
```

where:

opis one of:

LDRLoad Register.

STRStore Register.

typeis one of:

Bunsigned byte, zero extend to 32 bits on loads.

SBsigned byte, sign extend to 32 bits (LDR only).

Hunsigned halfword, zero extend to 32 bits on loads.

SHsigned halfword, sign extend to 32 bits (LDR only).

-omit, for word.

condis an optional condition code, see "Conditional Execution".

Rtis the register to load or store.

Rnis the register on which the memory address is based.

offsetis an offset from Rn and can be 0 to 255.

If offset is omitted, the address is the value in Rn.

Operation

These load and store instructions perform the same function as the memory access instructions with immediate offset, see "LDR and STR, Immediate Offset". The difference is that these instructions have only unprivileged access even when used in privileged software.

When used in unprivileged software, these instructions behave in exactly the same way as normal memory access instructions with immediate offset.

Restrictions

In these instructions:

- Rn must not be PC
- Rt must not be SP and must not be PC.

Condition Flags

These instructions do not change the flags.

```
STRBTEQ R4, [R7] ; Conditionally store least significant byte in ; R4 to an address in R7, with unprivileged access LDRHT R2, [R2, #8] ; Load halfword value from an address equal to ; sum of R2 and 8 into R2, with unprivileged access
```



12.6.4.5 LDR, PC-relative

Load register from memory.

Syntax

```
LDR\{type\}\{cond\}\ Rt, label ; Load two words
```

where:

typeis one of:

Bunsigned byte, zero extend to 32 bits.

SBsigned byte, sign extend to 32 bits.

Hunsigned halfword, zero extend to 32 bits.

SHsigned halfword, sign extend to 32 bits.

-omit, for word.

condis an optional condition code, see "Conditional Execution".

Rtis the register to load or store.

Rt2is the second register to load or store.

labelis a PC-relative expression. See "PC-relative Expressions".

Operation

LDR loads a register with a value from a PC-relative memory address. The memory address is specified by a label or by an offset from the PC.

The value to load or store can be a byte, halfword, or word. For load instructions, bytes and halfwords can either be signed or unsigned. See "Address Alignment".

label must be within a limited range of the current instruction. The table below shows the possible offsets between *label* and the PC.

Table 12-19. Offset Ranges

Instruction Type	Offset Range
Word, halfword, signed halfword, byte, signed byte	-4095 to 4095
Two words	-1020 to 1020

The user might have to use the .W suffix to get the maximum offset range. See "Instruction Width Selection".

Restrictions

In these instructions:

- Rt can be SP or PC only for word loads
- Rt2 must not be SP and must not be PC
- Rt must be different from Rt2.



When Rt is PC in a word load instruction:

- Bit[0] of the loaded value must be 1 for correct execution, and a branch occurs to this halfword-aligned address
- If the instruction is conditional, it must be the last instruction in the IT block.

Condition Flags

These instructions do not change the flags.

Examples

```
LDR R0, LookUpTable ; Load R0 with a word of data from an address ; labelled as LookUpTable

LDRSB R7, localdata ; Load a byte value from an address labelled ; as localdata, sign extend it to a word ; value, and put it in R7
```

12.6.4.6 LDM and STM

Load and Store Multiple registers.

Syntax

```
op{addr_mode}{cond} Rn{!}, reglist
```

where:

opis one of:

LDMLoad Multiple registers.

STMStore Multiple registers.

addr_modeis any one of the following:

IAIncrement address After each access. This is the default.

DBDecrement address Before each access.

condis an optional condition code, see "Conditional Execution".

Rnis the register on which the memory addresses are based.

!is an optional writeback suffix.

If ! is present, the final address, that is loaded from or stored to, is written back into Rn.

reglistis a list of one or more registers to be loaded or stored, enclosed in braces. It can contain register ranges. It must be comma separated if it contains more than one register or register range, see "Examples".

LDM and LDMFD are synonyms for LDMIA. LDMFD refers to its use for popping data from Full Descending stacks.

LDMEA is a synonym for LDMDB, and refers to its use for popping data from Empty Ascending stacks.

STM and STMEA are synonyms for STMIA. STMEA refers to its use for pushing data onto Empty Ascending stacks.

STMFD is s synonym for STMDB, and refers to its use for pushing data onto Full Descending stacks Operation

LDM instructions load the registers in reglist with word values from memory addresses based on Rn.

STM instructions store the word values in the registers in reglist to memory addresses based on Rn.

For LDM, LDMIA, LDMFD, STM, STMIA, and STMEA the memory addresses used for the accesses are at 4-byte intervals ranging from Rn to Rn + 4 * (n-1), where n is the number of registers in *reglist*. The accesses happens in



order of increasing register numbers, with the lowest numbered register using the lowest memory address and the highest number register using the highest memory address. If the writeback suffix is specified, the value of Rn + 4 * (n-1) is written back to Rn.

For LDMDB, LDMEA, STMDB, and STMFD the memory addresses used for the accesses are at 4-byte intervals ranging from Rn to Rn - 4 * (n-1), where n is the number of registers in *reglist*. The accesses happen in order of decreasing register numbers, with the highest numbered register using the highest memory address and the lowest number register using the lowest memory address. If the writeback suffix is specified, the value of Rn - 4 * (n-1) is written back to Rn.

The PUSH and POP instructions can be expressed in this form. See "PUSH and POP" for details.

Restrictions

In these instructions:

- Rn must not be PC
- reglist must not contain SP
- In any STM instruction, reglist must not contain PC
- In any LDM instruction, reglist must not contain PC if it contains LR
- reglist must not contain Rn if the writeback suffix is specified.

When PC is in *reglist* in an LDM instruction:

- Bit[0] of the value loaded to the PC must be 1 for correct execution, and a branch occurs to this halfwordaligned address
- If the instruction is conditional, it must be the last instruction in the IT block.

Condition Flags

These instructions do not change the flags.

```
LDM R8,{R0,R2,R9}  ; LDMIA is a synonym for LDM
STMDB R1!,{R3-R6,R11,R12}
Incorrect Examples

STM R5!,{R5,R4,R9} ; Value stored for R5 is unpredictable
LDM R2, {} ; There must be at least one register in the list
```



12.6.4.7 PUSH and POP

Push registers onto, and pop registers off a full-descending stack.

Syntax

```
PUSH{cond} reglist
POP{cond} reglist
```

where:

condis an optional condition code, see "Conditional Execution".

reglistis a non-empty list of registers, enclosed in braces. It can contain register ranges. It must be comma separated if it contains more than one register or register range.

PUSH and POP are synonyms for STMDB and LDM (or LDMIA) with the memory addresses for the access based on SP, and with the final address for the access written back to the SP. PUSH and POP are the preferred mnemonics in these cases.

Operation

PUSH stores registers on the stack in order of decreasing the register numbers, with the highest numbered register using the highest memory address and the lowest numbered register using the lowest memory address.

POP loads registers from the stack in order of increasing register numbers, with the lowest numbered register using the lowest memory address and the highest numbered register using the highest memory address.

See "LDM and STM" for more information.

Restrictions

In these instructions:

- reglist must not contain SP
- For the PUSH instruction, reglist must not contain PC
- For the POP instruction, reglist must not contain PC if it contains LR.

When PC is in reglist in a POP instruction:

- Bit[0] of the value loaded to the PC must be 1 for correct execution, and a branch occurs to this halfwordaligned address
- If the instruction is conditional, it must be the last instruction in the IT block.

Condition Flags

These instructions do not change the flags.

```
PUSH {R0,R4-R7}
PUSH {R2,LR}
POP {R0,R10,PC}
```



12.6.4.8 LDREX and STREX

Load and Store Register Exclusive.

Syntax

```
 \begin{split} & \texttt{LDREX}\{cond\} \ \textit{Rt}, \ [\textit{Rn} \ \{, \ \#offset\}] \\ & \texttt{STREX}\{cond\} \ \textit{Rd}, \ \textit{Rt}, \ [\textit{Rn} \ \{, \ \#offset\}] \\ & \texttt{LDREXB}\{cond\} \ \textit{Rt}, \ [\textit{Rn}] \\ & \texttt{STREXB}\{cond\} \ \textit{Rd}, \ \textit{Rt}, \ [\textit{Rn}] \\ & \texttt{LDREXH}\{cond\} \ \textit{Rd}, \ \textit{Rt}, \ [\textit{Rn}] \\ & \texttt{STREXH}\{cond\} \ \textit{Rd}, \ \textit{Rt}, \ [\textit{Rn}] \end{split}
```

where:

condis an optional condition code, see "Conditional Execution".

Rdis the destination register for the returned status.

Rtis the register to load or store.

Rnis the register on which the memory address is based.

offsetis an optional offset applied to the value in Rn.

If *offset* is omitted, the address is the value in *Rn*.

Operation

LDREX, LDREXB, and LDREXH load a word, byte, and halfword respectively from a memory address.

STREX, STREXB, and STREXH attempt to store a word, byte, and halfword respectively to a memory address. The address used in any Store-Exclusive instruction must be the same as the address in the most recently executed Load-exclusive instruction. The value stored by the Store-Exclusive instruction must also have the same data size as the value loaded by the preceding Load-exclusive instruction. This means software must always use a Load-exclusive instruction and a matching Store-Exclusive instruction to perform a synchronization operation, see "Synchronization Primitives".

If an Store-Exclusive instruction performs the store, it writes 0 to its destination register. If it does not perform the store, it writes 1 to its destination register. If the Store-Exclusive instruction writes 0 to the destination register, it is guaranteed that no other process in the system has accessed the memory location between the Load-exclusive and Store-Exclusive instructions.

For reasons of performance, keep the number of instructions between corresponding Load-Exclusive and Store-Exclusive instruction to a minimum.

The result of executing a Store-Exclusive instruction to an address that is different from that used in the preceding Load-Exclusive instruction is unpredictable.

Restrictions

In these instructions:

- Do not use PC
- Do not use SP for Rd and Rt
- For STREX. Rd must be different from both Rt and Rn.
- The value of offset must be a multiple of four in the range 0–1020.

Condition Flags

These instructions do not change the flags.



```
MOV
       R1, #0x1
                           ; Initialize the 'lock taken' value try
LDREX R0, [LockAddr]
                           ; Load the lock value
       R0, #0
                           ; Is the lock free?
CMP
ITT
                           ; IT instruction for STREXEQ and CMPEQ
       ΕQ
STREXEQ RO, R1, [LockAddr] ; Try and claim the lock
       R0, #0
                           ; Did this succeed?
CMPEQ
BNE
       try
                           ; No - try again
                           ; Yes - we have the lock
. . . .
```

12.6.4.9 CLREX

Clear Exclusive.

Syntax

CLREX{cond}

where:

condis an optional condition code, see "Conditional Execution".

Operation

Use CLREX to make the next STREX, STREXB, or STREXH instruction write a 1 to its destination register and fail to perform the store. It is useful in exception handler code to force the failure of the store exclusive if the exception occurs between a load exclusive instruction and the matching store exclusive instruction in a synchronization operation.

See "Synchronization Primitives" for more information.

Condition Flags

These instructions do not change the flags.

Examples

CLREX



12.6.5 General Data Processing Instructions

The table below shows the data processing instructions.

Table 12-20. Data Processing Instructions

Mnemonic	Description
ADC	Add with Carry
ADD	Add
ADDW	Add
AND	Logical AND
ASR	Arithmetic Shift Right
BIC	Bit Clear
CLZ	Count leading zeros
CMN	Compare Negative
CMP	Compare
EOR	Exclusive OR
LSL	Logical Shift Left
LSR	Logical Shift Right
MOV	Move
MOVT	Move Top
MOVW	Move 16-bit constant
MVN	Move NOT
ORN	Logical OR NOT
ORR	Logical OR
RBIT	Reverse Bits
REV	Reverse byte order in a word
REV16	Reverse byte order in each halfword
REVSH	Reverse byte order in bottom halfword and sign extend
ROR	Rotate Right
RRX	Rotate Right with Extend
RSB	Reverse Subtract
SADD16	Signed Add 16
SADD8	Signed Add 8
SASX	Signed Add and Subtract with Exchange
SSAX	Signed Subtract and Add with Exchange
SBC	Subtract with Carry
SHADD16	Signed Halving Add 16
SHADD8	Signed Halving Add 8
SHASX	Signed Halving Add and Subtract with Exchange
SHSAX	Signed Halving Subtract and Add with Exchange

Table 12-20. Data Processing Instructions (Continued)

145.6 12 26. 2	riocossing instructions (continued)
Mnemonic	Description
SHSUB16	Signed Halving Subtract 16
SHSUB8	Signed Halving Subtract 8
SSUB16	Signed Subtract 16
SSUB8	Signed Subtract 8
SUB	Subtract
SUBW	Subtract
TEQ	Test Equivalence
TST	Test
UADD16	Unsigned Add 16
UADD8	Unsigned Add 8
UASX	Unsigned Add and Subtract with Exchange
USAX	Unsigned Subtract and Add with Exchange
UHADD16	Unsigned Halving Add 16
UHADD8	Unsigned Halving Add 8
UHASX	Unsigned Halving Add and Subtract with Exchange
UHSAX	Unsigned Halving Subtract and Add with Exchange
UHSUB16	Unsigned Halving Subtract 16
UHSUB8	Unsigned Halving Subtract 8
USAD8	Unsigned Sum of Absolute Differences
USADA8	Unsigned Sum of Absolute Differences and Accumulate
USUB16	Unsigned Subtract 16
USUB8	Unsigned Subtract 8



12.6.5.1 ADD, ADC, SUB, SBC, and RSB

Add, Add with carry, Subtract, Subtract with carry, and Reverse Subtract.

Syntax

```
op{S}{cond} {Rd,} Rn, Operand2

op{cond} {Rd,} Rn, #imm12 ; ADD and SUB only
```

where:

opis one of:

ADD Add.

ADC Add with Carry.

SUB Subtract.

SBC Subtract with Carry.

RSB Reverse Subtract.

Sis an optional suffix. If S is specified, the condition code flags are updated on the result of the operation, see "Conditional Execution".

condis an optional condition code, see "Conditional Execution".

Rdis the destination register. If *Rd* is omitted, the destination register is *Rn*.

Rnis the register holding the first operand.

Operand2is a flexible second operand. See "Flexible Second Operand" for details of the options.

imm12is any value in the range 0-4095.

Operation

The ADD instruction adds the value of *Operand2* or *imm12* to the value in *Rn*.

The ADC instruction adds the values in Rn and Operand2, together with the carry flag.

The SUB instruction subtracts the value of Operand2 or imm12 from the value in Rn.

The SBC instruction subtracts the value of *Operand2* from the value in *Rn*. If the carry flag is clear, the result is reduced by one.

The RSB instruction subtracts the value in *Rn* from the value of *Operand2*. This is useful because of the wide range of options for *Operand2*.

Use ADC and SBC to synthesize multiword arithmetic, see *Multiword arithmetic examples* on.

See also "ADR".

Note: ADDW is equivalent to the ADD syntax that uses the *imm12* operand. SUBW is equivalent to the SUB syntax that uses the *imm12* operand.

Restrictions

In these instructions:

- Operand2 must not be SP and must not be PC
- Rd can be SP only in ADD and SUB, and only with the additional restrictions:
 - Rn must also be SP
 - Any shift in Operand2 must be limited to a maximum of 3 bits using LSL
- Rn can be SP only in ADD and SUB
- Rd can be PC only in the ADD{cond} PC, PC, Rm instruction where:
 - The user must not specify the S suffix



- Rm must not be PC and must not be SP
- If the instruction is conditional, it must be the last instruction in the IT block
- With the exception of the ADD{cond} PC, PC, Rm instruction, Rn can be PC only in ADD and SUB, and only with the additional restrictions:
 - The user must not specify the S suffix
 - The second operand must be a constant in the range 0 to 4095.
 - Note: When using the PC for an addition or a subtraction, bits[1:0] of the PC are rounded to 0b00 before performing the calculation, making the base address for the calculation word-aligned.
 - Note: To generate the address of an instruction, the constant based on the value of the PC must be adjusted. ARM recommends to use the ADR instruction instead of ADD or SUB with Rn equal to the PC, because the assembler automatically calculates the correct constant for the ADR instruction.

When Rd is PC in the ADD{cond} PC, PC, Rm instruction:

- Bit[0] of the value written to the PC is ignored
- A branch occurs to the address created by forcing bit[0] of that value to 0.

Condition Flags

If S is specified, these instructions update the N, Z, C and V flags according to the result.

Examples

```
ADD R2, R1, R3 ; Sets the flags on the result SUBS R8, R6, #240 ; Subtracts contents of R4 from 1280 RSB R4, R4, #1280 ; Only executed if C flag set and Z ADCHI R11, R0, R3 ; flag clear.
```

Multiword Arithmetic Examples

The example below shows two instructions that add a 64-bit integer contained in R2 and R3 to another 64-bit integer contained in R0 and R1, and place the result in R4 and R5.

64-bit Addition Example

```
ADDS R4, R0, R2 ; add the least significant words ADC R5, R1, R3 ; add the most significant words with carry
```

Multiword values do not have to use consecutive registers. The example below shows instructions that subtract a 96-bit integer contained in R9, R1, and R11 from another contained in R6, R2, and R8. The example stores the result in R6, R9, and R2.

96-bit Subtraction Example

```
SUBS R6, R6, R9; subtract the least significant words
SBCS R9, R2, R1; subtract the middle words with carry
SBC R2, R8, R11; subtract the most significant words with carry
```

12.6.5.2 AND, ORR, EOR, BIC, and ORN

Logical AND, OR, Exclusive OR, Bit Clear, and OR NOT.

Syntax

```
op{S}{cond} {Rd,} Rn, Operand2
```

where:

opis one of:

AND logical AND.

ORR logical OR, or bit set.

EOR logical Exclusive OR.



BIC logical AND NOT, or bit clear.

ORN logical OR NOT.

Sis an optional suffix. If S is specified, the condition code flags are updated on the result of the operation, see "Conditional Execution".

condis an optional condition code, see "Conditional Execution".

Rdis the destination register.

Rnis the register holding the first operand.

Operand2is a flexible second operand. See "Flexible Second Operand" for details of the options

Operation

The AND, EOR, and ORR instructions perform bitwise AND, Exclusive OR, and OR operations on the values in *Rn* and *Operand2*.

The BIC instruction performs an AND operation on the bits in *Rn* with the complements of the corresponding bits in the value of *Operand*2.

The ORN instruction performs an OR operation on the bits in *Rn* with the complements of the corresponding bits in the value of *Operand2*.

Restrictions

Do not use SP and do not use PC.

Condition Flags

If S is specified, these instructions:

- Update the N and Z flags according to the result
- Can update the C flag during the calculation of Operand2, see "Flexible Second Operand"
- Do not affect the V flag.



Examples

```
AND R9, R2, #0xFF00
ORREQ R2, R0, R5
ANDS R9, R8, #0x19
EORS R7, R11, #0x18181818
BIC R0, R1, #0xab
ORN R7, R11, R14, ROR #4
ORNS R7, R11, R14, ASR #32
```

12.6.5.3 ASR, LSL, LSR, ROR, and RRX

Arithmetic Shift Right, Logical Shift Left, Logical Shift Right, Rotate Right, and Rotate Right with Extend.

Syntax

```
op{S}{cond} Rd, Rm, Rs

op{S}{cond} Rd, Rm, #n

RRX{S}{cond} Rd, Rm
```

where:

opis one of:

ASR Arithmetic Shift Right.

LSL Logical Shift Left.

LSR Logical Shift Right.

ROR Rotate Right.

Sis an optional suffix. If S is specified, the condition code flags are updated on the result of the operation, see "Conditional Execution".

Rdis the destination register.

Rmis the register holding the value to be shifted.

Rsis the register holding the shift length to apply to the value in Rm. Only the least

significant byte is used and can be in the range 0 to 255.

nis the shift length. The range of shift length depends on the instruction:

ASR shift length from 1 to 32

LSL shift length from 0 to 31

LSR shift length from 1 to 32

ROR shift length from 0 to 31

MOVS Rd, Rm is the preferred syntax for LSLS Rd, Rm, #0.

Operation

ASR, LSL, LSR, and ROR move the bits in the register *Rm* to the left or right by the number of places specified by constant *n* or register *Rs*.

RRX moves the bits in register *Rm* to the right by 1.

In all these instructions, the result is written to *Rd*, but the value in register *Rm* remains unchanged. For details on what result is generated by the different instructions, see "Shift Operations".

Restrictions

Do not use SP and do not use PC.



Condition Flags

If S is specified:

- These instructions update the N and Z flags according to the result
- The C flag is updated to the last bit shifted out, except when the shift length is 0, see "Shift Operations".

Examples

```
ASR R7, R8, #9 ; Arithmetic shift right by 9 bits
SLS R1, R2, #3 ; Logical shift left by 3 bits with flag update
LSR R4, R5, #6 ; Logical shift right by 6 bits
ROR R4, R5, R6 ; Rotate right by the value in the bottom byte of R6
RRX R4, R5 ; Rotate right with extend.
```

12.6.5.4 CLZ

Count Leading Zeros.

Syntax

```
CLZ{cond} Rd, Rm
```

where:

condis an optional condition code, see "Conditional Execution".

Rdis the destination register.

Rmis the operand register.

Operation

The CLZ instruction counts the number of leading zeros in the value in *Rm* and returns the result in *Rd*. The result value is 32 if no bits are set and zero if bit[31] is set.

Restrictions

Do not use SP and do not use PC.

Condition Flags

This instruction does not change the flags.

```
CLZ R4,R9
CLZNE R2,R3
```



12.6.5.5 CMP and CMN

Compare and Compare Negative.

Syntax

```
CMP{cond} Rn, Operand2
CMN{cond} Rn, Operand2
```

where:

condis an optional condition code, see "Conditional Execution".

Rnis the register holding the first operand.

Operand2is a flexible second operand. See "Flexible Second Operand" for details of the options

Operation

These instructions compare the value in a register with *Operand*2. They update the condition flags on the result, but do not write the result to a register.

The CMP instruction subtracts the value of *Operand2* from the value in *Rn*. This is the same as a SUBS instruction, except that the result is discarded.

The CMN instruction adds the value of *Operand2* to the value in *Rn*. This is the same as an ADDS instruction, except that the result is discarded.

Restrictions

In these instructions:

- Do not use PC
- Operand2 must not be SP.

Condition Flags

These instructions update the N, Z, C and V flags according to the result.

```
CMP R2, R9
CMN R0, #6400
CMPGT SP, R7, LSL #2
```



12.6.5.6 MOV and MVN

Move and Move NOT.

Syntax

```
MOV{S}{cond} Rd, Operand2
MOV{cond} Rd, #imm16
MVN{S}{cond} Rd, Operand2
```

where:

Sis an optional suffix. If S is specified, the condition code flags are updated on the result of the operation, see "Conditional Execution".

condis an optional condition code, see "Conditional Execution".

Rdis the destination register.

Operand2is a flexible second operand. See "Flexible Second Operand" for details of the options

imm16is any value in the range 0-65535.

Operation

The MOV instruction copies the value of Operand2 into Rd.

When *Operand2* in a MOV instruction is a register with a shift other than LSL #0, the preferred syntax is the corresponding shift instruction:

- ASR{S}{cond} Rd, Rm, #n is the preferred syntax for MOV{S}{cond} Rd, Rm, ASR #n
- LSL{S}{cond} Rd, Rm, #n is the preferred syntax for MOV{S}{cond} Rd, Rm, LSL #n if n!= 0
- LSR{S}{cond} Rd, Rm, #n is the preferred syntax for MOV{S}{cond} Rd, Rm, LSR #n
- ROR{S}{cond} Rd, Rm, #n is the preferred syntax for MOV{S}{cond} Rd, Rm, ROR #n
- RRX{S}{cond} Rd, Rm is the preferred syntax for MOV{S}{cond} Rd, Rm, RRX.

Also, the MOV instruction permits additional forms of *Operand2* as synonyms for shift instructions:

- MOV{S}{cond} Rd, Rm, ASR Rs is a synonym for ASR{S}{cond} Rd, Rm, Rs
- MOV{S}{cond} Rd, Rm, LSL Rs is a synonym for LSL{S}{cond} Rd, Rm, Rs
- MOV{S}{cond} Rd, Rm, LSR Rs is a synonym for LSR{S}{cond} Rd, Rm, Rs
- MOV{S}{cond} Rd, Rm, ROR Rs is a synonym for ROR{S}{cond} Rd, Rm, Rs

See "ASR, LSL, LSR, ROR, and RRX".

The MVN instruction takes the value of *Operand2*, performs a bitwise logical NOT operation on the value, and places the result into *Rd*.

The MOVW instruction provides the same function as MOV, but is restricted to using the imm16 operand.

Restrictions

SP and PC only can be used in the MOV instruction, with the following restrictions:

- The second operand must be a register without shift
- The S suffix must not be specified.

When Rd is PC in a MOV instruction:

- Bit[0] of the value written to the PC is ignored
- A branch occurs to the address created by forcing bit[0] of that value to 0.

Though it is possible to use MOV as a branch instruction, ARM strongly recommends the use of a BX or BLX instruction to branch for software portability to the ARM instruction set.

Condition Flags



If S is specified, these instructions:

- Update the N and Z flags according to the result
- Can update the C flag during the calculation of Operand2, see "Flexible Second Operand"
- Do not affect the V flag.

Examples

```
MOVS R11, #0x000B ; Write value of 0x000B to R11, flags get updated

MOV R1, #0xFA05 ; Write value of 0xFA05 to R1, flags are not updated

MOVS R10, R12 ; Write value in R12 to R10, flags get updated

MOV R3, #23 ; Write value of 23 to R3

MOV R8, SP ; Write value of stack pointer to R8

MVNS R2, #0xF ; Write value of 0xFFFFFFF0 (bitwise inverse of 0xF)

; to the R2 and update flags.
```

12.6.5.7 MOVT

Move Top.

Syntax

```
MOVT{cond} Rd, #imm16
```

where:

condis an optional condition code, see "Conditional Execution".

Rdis the destination register.

imm16is a 16-bit immediate constant.

Operation

MOVT writes a 16-bit immediate value, *imm16*, to the top halfword, *Rd*[31:16], of its destination register. The write does not affect *Rd*[15:0].

The MOV, MOVT instruction pair enables to generate any 32-bit constant.

Restrictions

Rd must not be SP and must not be PC.

Condition Flags

This instruction does not change the flags.

Examples

```
MOVT R3, \#0xF123; Write 0xF123 to upper halfword of R3, lower halfword; and APSR are unchanged.
```

12.6.5.8 REV, REV16, REVSH, and RBIT

Reverse bytes and Reverse bits.

Syntax

```
op\{cond\} Rd, Rn
```

where:

opis any of:

REV Reverse byte order in a word.



REV16 Reverse byte order in each halfword independently.

REVSH Reverse byte order in the bottom halfword, and sign extend to 32 bits.

RBIT Reverse the bit order in a 32-bit word.

condis an optional condition code, see "Conditional Execution".

Rdis the destination register.

Rnis the register holding the operand.

Operation

Use these instructions to change endianness of data:

REV converts either:

- 32-bit big-endian data into little-endian data
- 32-bit little-endian data into big-endian data.

REV16 converts either:

- 16-bit big-endian data into little-endian data
- 16-bit little-endian data into big-endian data.

REVSH converts either:

- 16-bit signed big-endian data into 32-bit signed little-endian data
- 16-bit signed little-endian data into 32-bit signed big-endian data.

Restrictions

Do not use SP and do not use PC.

Condition Flags

These instructions do not change the flags.

```
REV R3, R7; Reverse byte order of value in R7 and write it to R3
REV16 R0, R0; Reverse byte order of each 16-bit halfword in R0
REVSH R0, R5; Reverse Signed Halfword
REVHS R3, R7; Reverse with Higher or Same condition
RBIT R7, R8; Reverse bit order of value in R8 and write the result to R7.
```



12.6.5.9 SADD16 and SADD8

Signed Add 16 and Signed Add 8

Syntax

```
op{cond}{Rd,} Rn, Rm
```

where:

opis any of:

SADD16 Performs two 16-bit signed integer additions.

SADD8 Performs four 8-bit signed integer additions.

condis an optional condition code, see "Conditional Execution".

Rdis the destination register.

Rnis the first register holding the operand.

Rmis the second register holding the operand.

Operation

Use these instructions to perform a halfword or byte add in parallel:

The SADD16 instruction:

- 1. Adds each halfword from the first operand to the corresponding halfword of the second operand.
- 2. Writes the result in the corresponding halfwords of the destination register.

The SADD8 instruction:

1. Adds each byte of the first operand to the corresponding byte of the second operand.

Writes the result in the corresponding bytes of the destination register.

Restrictions

Do not use SP and do not use PC.

Condition Flags

These instructions do not change the flags.

```
SADD16 R1, R0 ; Adds the halfwords in R0 to the corresponding ; halfwords of R1 and writes to corresponding halfword ; of R1.

SADD8 R4, R0, R5 ; Adds bytes of R0 to the corresponding byte in R5 and ; writes to the corresponding byte in R4.
```



12.6.5.10SHADD16 and SHADD8

Signed Halving Add 16 and Signed Halving Add 8

Syntax

```
op{cond}{Rd,} Rn, Rm
```

where:

opis any of:

SHADD16 Signed Halving Add 16.

SHADD8 Signed Halving Add 8.

condis an optional condition code, see "Conditional Execution".

Rdis the destination register.

Rnis the first operand register.

Rmis the second operand register.

Operation

Use these instructions to add 16-bit and 8-bit data and then to halve the result before writing the result to the destination register:

The SHADD16 instruction:

- 1. Adds each halfword from the first operand to the corresponding halfword of the second operand.
- 2. Shuffles the result by one bit to the right, halving the data.
- 3. Writes the halfword results in the destination register.

The SHADDB8 instruction:

- 1. Adds each byte of the first operand to the corresponding byte of the second operand.
- 2. Shuffles the result by one bit to the right, halving the data.
- 3. Writes the byte results in the destination register.

Restrictions

Do not use SP and do not use PC.

Condition Flags

These instructions do not change the flags.

```
SHADD16 R1, R0 ; Adds halfwords in R0 to corresponding halfword of R1; and writes halved result to corresponding halfword in ; R1

SHADD8 R4, R0, R5; Adds bytes of R0 to corresponding byte in R5 and ; writes halved result to corresponding byte in R4.
```



12.6.5.11SHASX and SHSAX

Signed Halving Add and Subtract with Exchange and Signed Halving Subtract and Add with Exchange.

Syntax

$$op\{cond\}$$
 {Rd}, Rn, Rm

where:

opis any of:

SHASX Add and Subtract with Exchange and Halving.

SHSAX Subtract and Add with Exchange and Halving.

condis an optional condition code, see "Conditional Execution".

Rdis the destination register.

Rn, Rmare registers holding the first and second operands.

Operation

The SHASX instruction:

- 1. Adds the top halfword of the first operand with the bottom halfword of the second operand.
- 2. Writes the halfword result of the addition to the top halfword of the destination register, shifted by one bit to the right causing a divide by two, or halving.
- 3. Subtracts the top halfword of the second operand from the bottom highword of the first operand.
- 4. Writes the halfword result of the division in the bottom halfword of the destination register, shifted by one bit to the right causing a divide by two, or halving.

The SHSAX instruction:

- 1. Subtracts the bottom halfword of the second operand from the top highword of the first operand.
- 2. Writes the halfword result of the addition to the bottom halfword of the destination register, shifted by one bit to the right causing a divide by two, or halving.
- 3. Adds the bottom halfword of the first operand with the top halfword of the second operand.
- 4. Writes the halfword result of the division in the top halfword of the destination register, shifted by one bit to the right causing a divide by two, or halving.

Restrictions

Do not use SP and do not use PC.

Condition Flags

These instructions do not affect the condition code flags.



Examples

```
SHASX R7, R4, R2; Adds top halfword of R4 to bottom halfword of R2; and writes halved result to top halfword of R7; Subtracts top halfword of R2 from bottom halfword of R4 and writes halved result to bottom halfword of R7 SHSAX R0, R3, R5; Subtracts bottom halfword of R5 from top halfword; of R3 and writes halved result to top halfword of R0; Adds top halfword of R5 to bottom halfword of R3 and; writes halved result to bottom halfword of R0.
```

12.6.5.12SHSUB16 and SHSUB8

Signed Halving Subtract 16 and Signed Halving Subtract 8

Syntax

```
op\{cond\}\{Rd,\} Rn, Rm
```

where:

opis any of:

SHSUB16 Signed Halving Subtract 16.

SHSUB8 Signed Halving Subtract 8.

condis an optional condition code, see "Conditional Execution".

Rdis the destination register.

Rnis the first operand register.

Rmis the second operand register.

Operation

Use these instructions to add 16-bit and 8-bit data and then to halve the result before writing the result to the destination register:

The SHSUB16 instruction:

- 1. Subtracts each halfword of the second operand from the corresponding halfwords of the first operand.
- 2. Shuffles the result by one bit to the right, halving the data.
- 3. Writes the halved halfword results in the destination register.

The SHSUBB8 instruction:

- 1. Subtracts each byte of the second operand from the corresponding byte of the first operand,
- 2. Shuffles the result by one bit to the right, halving the data,
- 3. Writes the corresponding signed byte results in the destination register.

Restrictions

Do not use SP and do not use PC.

Condition Flags

These instructions do not change the flags.

```
SHSUB16 R1, R0 ; Subtracts halfwords in R0 from corresponding halfword ; of R1 and writes to corresponding halfword of R1 SHSUB8 R4, R0, R5; Subtracts bytes of R0 from corresponding byte in R5, ; and writes to corresponding byte in R4.
```



12.6.5.13SSUB16 and SSUB8

Signed Subtract 16 and Signed Subtract 8

Syntax

```
op\{cond\}\{Rd,\} Rn, Rm
```

where:

opis any of:

SSUB16 Performs two 16-bit signed integer subtractions.

SSUB8 Performs four 8-bit signed integer subtractions.

condis an optional condition code, see "Conditional Execution".

Rdis the destination register.

Rnis the first operand register.

Rmis the second operand register.

Operation

Use these instructions to change endianness of data:

The SSUB16 instruction:

- 1. Subtracts each halfword from the second operand from the corresponding halfword of the first operand
- 2. Writes the difference result of two signed halfwords in the corresponding halfword of the destination register.

The SSUB8 instruction:

- 1. Subtracts each byte of the second operand from the corresponding byte of the first operand
- 2. Writes the difference result of four signed bytes in the corresponding byte of the destination register.

Restrictions

Do not use SP and do not use PC.

Condition Flags

These instructions do not change the flags.

```
SSUB16 R1, R0 ; Subtracts halfwords in R0 from corresponding halfword ; of R1 and writes to corresponding halfword of R1 SSUB8 R4, R0, R5 ; Subtracts bytes of R5 from corresponding byte in ; R0, and writes to corresponding byte of R4.
```



12.6.5.14SASX and SSAX

Signed Add and Subtract with Exchange and Signed Subtract and Add with Exchange.

Syntax

```
op\{cond\} {Rd}, Rm, Rn
```

where:

opis any of:

SASX Signed Add and Subtract with Exchange.

SSAX Signed Subtract and Add with Exchange.

condis an optional condition code, see "Conditional Execution".

Rdis the destination register.

Rn, Rmare registers holding the first and second operands.

Operation

The SASX instruction:

- 1. Adds the signed top halfword of the first operand with the signed bottom halfword of the second operand.
- 2. Writes the signed result of the addition to the top halfword of the destination register.
- 3. Subtracts the signed bottom halfword of the second operand from the top signed highword of the first operand.
- 4. Writes the signed result of the subtraction to the bottom halfword of the destination register.

The SSAX instruction:

- 1. Subtracts the signed bottom halfword of the second operand from the top signed highword of the first operand.
- 2. Writes the signed result of the addition to the bottom halfword of the destination register.
- 3. Adds the signed top halfword of the first operand with the signed bottom halfword of the second operand.
- 4. Writes the signed result of the subtraction to the top halfword of the destination register.

Restrictions

Do not use SP and do not use PC.

Condition Flags

These instructions do not affect the condition code flags.

Examples

```
SASX R0, R4, R5; Adds top halfword of R4 to bottom halfword of R5 and; writes to top halfword of R0; Subtracts bottom halfword of R5 from top halfword of R4; and writes to bottom halfword of R0

SSAX R7, R3, R2; Subtracts top halfword of R2 from bottom halfword of R3; and writes to bottom halfword of R7; Adds top halfword of R3 with bottom halfword of R2 and; writes to top halfword of R7.
```

12.6.5.15TST and TEQ

Test bits and Test Equivalence.

Syntax

```
TST{cond} Rn, Operand2
TEQ{cond} Rn, Operand2
```



where

condis an optional condition code, see "Conditional Execution".

Rnis the register holding the first operand.

Operand2is a flexible second operand. See "Flexible Second Operand" for details of the options

Operation

These instructions test the value in a register against *Operand*2. They update the condition flags based on the result, but do not write the result to a register.

The TST instruction performs a bitwise AND operation on the value in *Rn* and the value of *Operand2*. This is the same as the ANDS instruction, except that it discards the result.

To test whether a bit of *Rn* is 0 or 1, use the TST instruction with an *Operand*2 constant that has that bit set to 1 and all other bits cleared to 0.

The TEQ instruction performs a bitwise Exclusive OR operation on the value in *Rn* and the value of *Operand*2. This is the same as the EORS instruction, except that it discards the result.

Use the TEQ instruction to test if two values are equal without affecting the V or C flags.

TEQ is also useful for testing the sign of a value. After the comparison, the N flag is the logical Exclusive OR of the sign bits of the two operands.

Restrictions

Do not use SP and do not use PC.

Condition Flags

These instructions:

- Update the N and Z flags according to the result
- Can update the C flag during the calculation of Operand2, see "Flexible Second Operand"
- Do not affect the V flag.

Examples

```
TST R0, #0x3F8; Perform bitwise AND of R0 value to 0x3F8,
; APSR is updated but result is discarded

TEQEQ R10, R9; Conditionally test if value in R10 is equal to
; value in R9, APSR is updated but result is discarded.
```

12.6.5.16UADD16 and UADD8

Unsigned Add 16 and Unsigned Add 8

Syntax

```
op{cond}{Rd,} Rn, Rm
```

where:

opis any of:

UADD16 Performs two 16-bit unsigned integer additions.

UADD8 Performs four 8-bit unsigned integer additions.

condis an optional condition code, see "Conditional Execution".

Rdis the destination register.

Rnis the first register holding the operand.

Rmis the second register holding the operand.



Operation

Use these instructions to add 16- and 8-bit unsigned data:

The UADD16 instruction:

- 1. Adds each halfword from the first operand to the corresponding halfword of the second operand.
- 2. Writes the unsigned result in the corresponding halfwords of the destination register.

The UADD16 instruction:

- 1. Adds each byte of the first operand to the corresponding byte of the second operand.
- 2. Writes the unsigned result in the corresponding byte of the destination register.

Restrictions

Do not use SP and do not use PC.

Condition Flags

These instructions do not change the flags.

```
UADD16 R1, R0 ; Adds halfwords in R0 to corresponding halfword of R1, ; writes to corresponding halfword of R1
UADD8 R4, R0, R5 ; Adds bytes of R0 to corresponding byte in R5 and ; writes to corresponding byte in R4.
```

12.6.5.17UASX and USAX

Add and Subtract with Exchange and Subtract and Add with Exchange.

Syntax

$$op\{cond\}$$
 {Rd}, Rn, Rm

where:

opis one of:

UASX Add and Subtract with Exchange.

USAX Subtract and Add with Exchange.

condis an optional condition code, see "Conditional Execution".

Rdis the destination register.

Rn, Rmare registers holding the first and second operands.

Operation

The UASX instruction:

- 1. Subtracts the top halfword of the second operand from the bottom halfword of the first operand.
- 2. Writes the unsigned result from the subtraction to the bottom halfword of the destination register.
- 3. Adds the top halfword of the first operand with the bottom halfword of the second operand.
- 4. Writes the unsigned result of the addition to the top halfword of the destination register.

The USAX instruction:

- 1. Adds the bottom halfword of the first operand with the top halfword of the second operand.
- 2. Writes the unsigned result of the addition to the bottom halfword of the destination register.
- 3. Subtracts the bottom halfword of the second operand from the top halfword of the first operand.
- 4. Writes the unsigned result from the subtraction to the top halfword of the destination register.

Restrictions

Do not use SP and do not use PC.

Condition Flags

These instructions do not affect the condition code flags.

Examples

```
UASX R0, R4, R5; Adds top halfword of R4 to bottom halfword of R5 and; writes to top halfword of R0; Subtracts bottom halfword of R5 from top halfword of R0; and writes to bottom halfword of R0

USAX R7, R3, R2; Subtracts top halfword of R2 from bottom halfword of R3; and writes to bottom halfword of R7; Adds top halfword of R3 to bottom halfword of R2 and; writes to top halfword of R7.
```

12.6.5.18UHADD16 and UHADD8

Unsigned Halving Add 16 and Unsigned Halving Add 8

Syntax

where:

opis any of:

UHADD16 Unsigned Halving Add 16.



UHADD8 Unsigned Halving Add 8.

condis an optional condition code, see "Conditional Execution".

Rdis the destination register.

Rnis the register holding the first operand.

Rmis the register holding the second operand.

Operation

Use these instructions to add 16- and 8-bit data and then to halve the result before writing the result to the destination register:

The UHADD16 instruction:

- 1. Adds each halfword from the first operand to the corresponding halfword of the second operand.
- 2. Shuffles the halfword result by one bit to the right, halving the data.
- 3. Writes the unsigned results to the corresponding halfword in the destination register.

The UHADD8 instruction:

- 1. Adds each byte of the first operand to the corresponding byte of the second operand.
- 2. Shuffles the byte result by one bit to the right, halving the data.
- 3. Writes the unsigned results in the corresponding byte in the destination register.

Restrictions

Do not use SP and do not use PC.

Condition Flags

These instructions do not change the flags.

Examples

```
UHADD16 R7, R3 ; Adds halfwords in R7 to corresponding halfword of R3 ; and writes halved result to corresponding halfword ; in R7

UHADD8 R4, R0, R5 ; Adds bytes of R0 to corresponding byte in R5 and ; writes halved result to corresponding byte in R4.
```

12.6.5.19UHASX and UHSAX

Unsigned Halving Add and Subtract with Exchange and Unsigned Halving Subtract and Add with Exchange.

Syntax

```
op\{cond\} \{Rd\}, Rn, Rm
```

where:

opis one of:

UHASX Add and Subtract with Exchange and Halving.

UHSAX Subtract and Add with Exchange and Halving.

condis an optional condition code, see "Conditional Execution".

Rdis the destination register.

Rn, Rmare registers holding the first and second operands.

Operation

The UHASX instruction:



- 1. Adds the top halfword of the first operand with the bottom halfword of the second operand.
- 2. Shifts the result by one bit to the right causing a divide by two, or halving.
- 3. Writes the halfword result of the addition to the top halfword of the destination register.
- 4. Subtracts the top halfword of the second operand from the bottom highword of the first operand.
- 5. Shifts the result by one bit to the right causing a divide by two, or halving.
- 6. Writes the halfword result of the division in the bottom halfword of the destination register.

The UHSAX instruction:

- 1. Subtracts the bottom halfword of the second operand from the top highword of the first operand.
- 2. Shifts the result by one bit to the right causing a divide by two, or halving.
- 3. Writes the halfword result of the subtraction in the top halfword of the destination register.
- 4. Adds the bottom halfword of the first operand with the top halfword of the second operand.
- 5. Shifts the result by one bit to the right causing a divide by two, or halving.
- Writes the halfword result of the addition to the bottom halfword of the destination register.

Restrictions

Do not use SP and do not use PC.

Condition Flags

These instructions do not affect the condition code flags.

```
UHASX R7, R4, R2; Adds top halfword of R4 with bottom halfword of R2; and writes halved result to top halfword of R7; Subtracts top halfword of R2 from bottom halfword of R7 and writes halved result to bottom halfword of R7 UHSAX R0, R3, R5; Subtracts bottom halfword of R5 from top halfword of R3 and writes halved result to top halfword of R0; Adds top halfword of R5 to bottom halfword of R3 and writes halved result to bottom halfword of R0.
```



12.6.5.20UHSUB16 and UHSUB8

Unsigned Halving Subtract 16 and Unsigned Halving Subtract 8

Syntax

where:

opis any of:

UHSUB16 Performs two unsigned 16-bit integer additions, halves the results, and writes the results to the destination register.

UHSUB8 Performs four unsigned 8-bit integer additions, halves the results, and writes the results to the destination register.

condis an optional condition code, see "Conditional Execution".

Rdis the destination register.

Rnis the first register holding the operand.

Rmis the second register holding the operand.

Operation

Use these instructions to add 16-bit and 8-bit data and then to halve the result before writing the result to the destination register:

The UHSUB16 instruction:

- 1. Subtracts each halfword of the second operand from the corresponding halfword of the first operand.
- 2. Shuffles each halfword result to the right by one bit, halving the data.
- 3. Writes each unsigned halfword result to the corresponding halfwords in the destination register.

The UHSUB8 instruction:

- 1. Subtracts each byte of second operand from the corresponding byte of the first operand.
- 2. Shuffles each byte result by one bit to the right, halving the data.
- Writes the unsigned byte results to the corresponding byte of the destination register.

Restrictions

Do not use SP and do not use PC.

Condition Flags

These instructions do not change the flags.

Examples

```
UHSUB16 R1, R0 ; Subtracts halfwords in R0 from corresponding halfword of ; R1 and writes halved result to corresponding halfword in R1 UHSUB8 R4, R0, R5 ; Subtracts bytes of R5 from corresponding byte in R0 and ; writes halved result to corresponding byte in R4.
```

12.6.5.21SEL

Select Bytes. Selects each byte of its result from either its first operand or its second operand, according to the values of the GE flags.

Syntax

$$SEL{}{"} {,} {, }"$$

where:

c, qare standard assembler syntax fields.

Rdis the destination register.

Rnis the first register holding the operand.

Rmis the second register holding the operand.

Operation

The SEL instruction:

- 1. Reads the value of each bit of APSR.GE.
- 2. Depending on the value of APSR.GE, assigns the destination register the value of either the first or second operand register.

Restrictions

None.

Condition Flags

These instructions do not change the flags.



12.6.5.22USAD8

Unsigned Sum of Absolute Differences

Syntax

```
USAD8\{cond\}\{Rd,\}\ Rn,\ Rm
```

where:

condis an optional condition code, see "Conditional Execution".

Rdis the destination register.

Rnis the first operand register.

Rmis the second operand register.

Operation

The USAD8 instruction:

- 1. Subtracts each byte of the second operand register from the corresponding byte of the first operand register.
- 2. Adds the absolute values of the differences together.
- 3. Writes the result to the destination register.

Restrictions

Do not use SP and do not use PC.

Condition Flags

These instructions do not change the flags.

```
USAD8 R1, R4, R0; Subtracts each byte in R0 from corresponding byte of R4; adds the differences and writes to R1
USAD8 R0, R5; Subtracts bytes of R5 from corresponding byte in R0,; adds the differences and writes to R0.
```

12.6.5.23USADA8

Unsigned Sum of Absolute Differences and Accumulate

Syntax

```
USADA8\{cond\}\{Rd,\}\ Rn,\ Rm,\ Ra
```

where:

condis an optional condition code, see "Conditional Execution".

Rdis the destination register.

Rnis the first operand register.

Rmis the second operand register.

Rais the register that contains the accumulation value.

Operation

The USADA8 instruction:

- 1. Subtracts each byte of the second operand register from the corresponding byte of the first operand register.
- 2. Adds the unsigned absolute differences together.
- 3. Adds the accumulation value to the sum of the absolute differences.
- 4. Writes the result to the destination register.

Restrictions

Do not use SP and do not use PC.

Condition Flags

These instructions do not change the flags.

```
USADA8 R1, R0, R6 ; Subtracts bytes in R0 from corresponding halfword of R1 ; adds differences, adds value of R6, writes to R1 USADA8 R4, R0, R5, R2 ; Subtracts bytes of R5 from corresponding byte in R0 ; adds differences, adds value of R2 writes to R4.
```



12.6.5.24USUB16 and USUB8

Unsigned Subtract 16 and Unsigned Subtract 8

Syntax

```
op{cond}{Rd,} Rn, Rm
```

where

opis any of:

USUB16 Unsigned Subtract 16.

USUB8 Unsigned Subtract 8.

condis an optional condition code, see "Conditional Execution".

Rdis the destination register.

Rnis the first operand register.

Rmis the second operand register.

Operation

Use these instructions to subtract 16-bit and 8-bit data before writing the result to the destination register:

The USUB16 instruction:

- Subtracts each halfword from the second operand register from the corresponding halfword of the first operand register.
- 2. Writes the unsigned result in the corresponding halfwords of the destination register.

The USUB8 instruction:

- 1. Subtracts each byte of the second operand register from the corresponding byte of the first operand register.
- Writes the unsigned byte result in the corresponding byte of the destination register.

Restrictions

Do not use SP and do not use PC.

Condition Flags

These instructions do not change the flags.

```
USUB16 R1, R0 ; Subtracts halfwords in R0 from corresponding halfword of R1 ; and writes to corresponding halfword in R1USUB8 R4, R0, R5 ; Subtracts bytes of R5 from corresponding byte in R0 and ; writes to the corresponding byte in R4.
```



12.6.6 Multiply and Divide Instructions

The table below shows the multiply and divide instructions.

Table 12-21. Multiply and Divide Instructions

Mnemonic	Description
MLA	Multiply with Accumulate, 32-bit result
MLS	Multiply and Subtract, 32-bit result
MUL	Multiply, 32-bit result
SDIV	Signed Divide
SMLA[B,T]	Signed Multiply Accumulate (halfwords)
SMLAD, SMLADX	Signed Multiply Accumulate Dual
SMLAL	Signed Multiply with Accumulate (32 × 32 + 64), 64-bit result
SMLAL[B,T]	Signed Multiply Accumulate Long (halfwords)
SMLALD, SMLALDX	Signed Multiply Accumulate Long Dual
SMLAW[B T]	Signed Multiply Accumulate (word by halfword)
SMLSD	Signed Multiply Subtract Dual
SMLSLD	Signed Multiply Subtract Long Dual
SMMLA	Signed Most Significant Word Multiply Accumulate
SMMLS, SMMLSR	Signed Most Significant Word Multiply Subtract
SMUAD, SMUADX	Signed Dual Multiply Add
SMUL[B,T]	Signed Multiply (word by halfword)
SMMUL, SMMULR	Signed Most Significant Word Multiply
SMULL	Signed Multiply (32x32), 64-bit result
SMULWB, SMULWT	Signed Multiply (word by halfword)
SMUSD, SMUSDX	Signed Dual Multiply Subtract
UDIV	Unsigned Divide
UMAAL	Unsigned Multiply Accumulate Accumulate Long (32 × 32 + 32 + 32), 64-bit result
UMLAL	Unsigned Multiply with Accumulate (32 × 32 + 64), 64-bit result
UMULL	Unsigned Multiply (32 × 32), 64-bit result



12.6.6.1 MUL, MLA, and MLS

Multiply, Multiply with Accumulate, and Multiply with Subtract, using 32-bit operands, and producing a 32-bit result. Syntax

```
 \begin{split} & \text{MUL}\{S\}\{cond\} \ \{Rd,\} \ Rn, \ Rm \ ; \ \text{Multiply} \\ & \text{MLA}\{cond\} \ Rd, \ Rn, \ Rm, \ Ra \ ; \ \text{Multiply with accumulate} \\ & \text{MLS}\{cond\} \ Rd, \ Rn, \ Rm, \ Ra \ ; \ \text{Multiply with subtract} \end{split}
```

where:

condis an optional condition code, see "Conditional Execution".

Sis an optional suffix. If S is specified, the condition code flags are updated on the result of the operation, see "Conditional Execution".

Rdis the destination register. If *Rd* is omitted, the destination register is *Rn*.

Rn, Rmare registers holding the values to be multiplied.

Rais a register holding the value to be added or subtracted from.

Operation

The MUL instruction multiplies the values from *Rn* and *Rm*, and places the least significant 32 bits of the result in *Rd*.

The MLA instruction multiplies the values from *Rn* and *Rm*, adds the value from *Ra*, and places the least significant 32 bits of the result in *Rd*.

The MLS instruction multiplies the values from *Rn* and *Rm*, subtracts the product from the value from *Ra*, and places the least significant 32 bits of the result in *Rd*.

The results of these instructions do not depend on whether the operands are signed or unsigned.

Restrictions

In these instructions, do not use SP and do not use PC.

If the S suffix is used with the MUL instruction:

- Rd, Rn, and Rm must all be in the range R0 to R7
- Rd must be the same as Rm
- The cond suffix must not be used.

Condition Flags

If S is specified, the MUL instruction:

- Updates the N and Z flags according to the result
- Does not affect the C and V flags.

Examples

```
MUL R10, R2, R5 ; Multiply, R10 = R2 x R5 

MLA R10, R2, R1, R5 ; Multiply with accumulate, R10 = (R2 x R1) + R5 

MULS R0, R2, R2 ; Multiply with flag update, R0 = R2 x R2 

MULLT R2, R3, R2 ; Conditionally multiply, R2 = R3 x R2 

MLS R4, R5, R6, R7 ; Multiply with subtract, R4 = R7 - (R5 x R6)
```

12.6.6.2 UMULL, UMAAL, UMLAL

Unsigned Long Multiply, with optional Accumulate, using 32-bit operands and producing a 64-bit result.

Syntax

```
op\{cond\} RdLo, RdHi, Rn, Rm where:
```





opis one of:

UMULL Unsigned Long Multiply.

UMAAL Unsigned Long Multiply with Accumulate Accumulate.

UMLAL Unsigned Long Multiply, with Accumulate.

condis an optional condition code, see "Conditional Execution".

RdHi, RdLoare the destination registers. For UMAAL, UMLAL and UMLAL they also hold the accumulating value.

Rn, Rmare registers holding the first and second operands.

Operation

These instructions interpret the values from *Rn* and *Rm* as unsigned 32-bit integers.

The UMULL instruction:

- Multiplies the two unsigned integers in the first and second operands.
- Writes the least significant 32 bits of the result in RdLo.
- Writes the most significant 32 bits of the result in RdHi.

The UMAAL instruction:

- Multiplies the two unsigned 32-bit integers in the first and second operands.
- Adds the unsigned 32-bit integer in RdHi to the 64-bit result of the multiplication.
- Adds the unsigned 32-bit integer in RdLo to the 64-bit result of the addition.
- Writes the top 32-bits of the result to RdHi.
- Writes the lower 32-bits of the result to RdLo.

The UMLAL instruction:

- Multiplies the two unsigned integers in the first and second operands.
- Adds the 64-bit result to the 64-bit unsigned integer contained in RdHi and RdLo.
- Writes the result back to RdHi and RdLo.

Restrictions

In these instructions:

- Do not use SP and do not use PC.
- RdHi and RdLo must be different registers.

Condition Flags

These instructions do not affect the condition code flags.

Examples

```
UMULL R0, R4, R5, R6 ; Multiplies R5 and R6, writes the top 32 bits to R4 ; and the bottom 32 bits to R0

UMAAL R3, R6, R2, R7 ; Multiplies R2 and R7, adds R6, adds R3, writes the ; top 32 bits to R6, and the bottom 32 bits to R3

UMLAL R2, R1, R3, R5 ; Multiplies R5 and R3, adds R1:R2, writes to R1:R2.
```

12.6.6.3 SMLA and SMLAW

Signed Multiply Accumulate (halfwords).

Syntax

```
op{XY}{cond} Rd, Rn, Rm
op{Y}{cond} Rd, Rn, Rm, Ra
```

where:



opis one of:

SMLA Signed Multiply Accumulate Long (halfwords).

X and Y specifies which half of the source registers *Rn* and *Rm* are used as the first and second multiply operand.

If *X* is *B*, then the bottom halfword, bits [15:0], of *Rn* is used.

If X is T, then the top halfword, bits [31:16], of Rn is used.

If Y is B, then the bottom halfword, bits [15:0], of Rm is used.

If Y is T, then the top halfword, bits [31:16], of Rm is used

SMLAW Signed Multiply Accumulate (word by halfword).

Y specifies which half of the source register *Rm* is used as the second multiply operand.

If Y is T, then the top halfword, bits [31:16] of Rm is used.

If Y is B, then the bottom halfword, bits [15:0] of Rm is used.

condis an optional condition code, see "Conditional Execution".

Rdis the destination register. If Rd is omitted, the destination register is Rn.

Rn, Rmare registers holding the values to be multiplied.

Rais a register holding the value to be added or subtracted from.

Operation

The SMALBB, SMLABT, SMLATB, SMLATT instructions:

- Multiplies the specified signed halfword, top or bottom, values from Rn and Rm.
- Adds the value in Ra to the resulting 32-bit product.
- Writes the result of the multiplication and addition in Rd.

The non-specified halfwords of the source registers are ignored.

The SMLAWB and SMLAWT instructions:

- Multiply the 32-bit signed values in Rn with:
 - The top signed halfword of Rm, T instruction suffix.
 - The bottom signed halfword of Rm, B instruction suffix.
- Add the 32-bit signed value in Ra to the top 32 bits of the 48-bit product
- Writes the result of the multiplication and addition in Rd.

The bottom 16 bits of the 48-bit product are ignored.

If overflow occurs during the addition of the accumulate value, the instruction sets the Q flag in the APSR. No overflow can occur during the multiplication.

Restrictions

In these instructions, do not use SP and do not use PC.

Condition Flags

If an overflow is detected, the Q flag is set.

```
SMLABB R5, R6, R4, R1 ; Multiplies bottom halfwords of R6 and R4, adds ; R1 and writes to R5

SMLATB R5, R6, R4, R1 ; Multiplies top halfword of R6 with bottom halfword ; of R4, adds R1 and writes to R5

SMLATT R5, R6, R4, R1 ; Multiplies top halfwords of R6 and R4, adds ; R1 and writes the sum to R5
```



```
SMLABT R5, R6, R4, R1 ; Multiplies bottom halfword of R6 with top halfword ; of R4, adds R1 and writes to R5

SMLABT R4, R3, R2 ; Multiplies bottom halfword of R4 with top halfword of ; R3, adds R2 and writes to R4

SMLAWB R10, R2, R5, R3 ; Multiplies R2 with bottom halfword of R5, adds ; R3 to the result and writes top 32-bits to R10

SMLAWT R10, R2, R1, R5 ; Multiplies R2 with top halfword of R1, adds R5 ; and writes top 32-bits to R10.
```

12.6.6.4 SMLAD

Signed Multiply Accumulate Long Dual



Syntax

```
op{X}{cond} Rd, Rn, Rm, Ra;
```

where:

opis one of:

SMLAD Signed Multiply Accumulate Dual.

SMLADX Signed Multiply Accumulate Dual Reverse.

X specifies which halfword of the source register *Rn* is used as the multiply operand.

If X is omitted, the multiplications are bottom \times bottom and top \times top.

If X is present, the multiplications are bottom \times top and top \times bottom.

condis an optional condition code, see "Conditional Execution".

Rdis the destination register.

Rnis the first operand register holding the values to be multiplied.

Rmthe second operand register.

Rais the accumulate value.

Operation

The SMLAD and SMLADX instructions regard the two operands as four halfword 16-bit values. The SMLAD and SMLADX instructions:

- If *X* is not present, multiply the top signed halfword value in *Rn* with the top signed halfword of *Rm* and the bottom signed halfword values in *Rn* with the bottom signed halfword of *Rm*.
- Or if *X* is present, multiply the top signed halfword value in *Rn* with the bottom signed halfword of *Rm* and the bottom signed halfword values in *Rn* with the top signed halfword of *Rm*.
- Add both multiplication results to the signed 32-bit value in Ra.
- Writes the 32-bit signed result of the multiplication and addition to Rd.

Restrictions

Do not use SP and do not use PC.

Condition Flags

These instructions do not change the flags.

Examples

```
SMLAD R10, R2, R1, R5; Multiplies two halfword values in R2 with corresponding halfwords in R1, adds R5 and writes to R10

SMLALDX R0, R2, R4, R6; Multiplies top halfword of R2 with bottom halfword of R4, multiplies bottom halfword of R2; with top halfword of R4, adds R6 and writes to R0.
```

12.6.6.5 SMLAL and SMLALD

Signed Multiply Accumulate Long, Signed Multiply Accumulate Long (halfwords) and Signed Multiply Accumulate Long Dual.

Syntax

```
op\{cond\} RdLo, RdHi, Rn, Rm op\{XY\}\{cond\} RdLo, RdHi, Rn, Rm
```



 $op{X}{cond}$ RdLo, RdHi, Rn, Rm

where:

opis one of:

MLAL Signed Multiply Accumulate Long.

SMLAL Signed Multiply Accumulate Long (halfwords, X and Y).

X and Y specify which halfword of the source registers *Rn* and *Rm* are used as the first and second multiply operand:

If X is B, then the bottom halfword, bits [15:0], of Rn is used.

If *X* is T, then the top halfword, bits [31:16], of *Rn* is used.

If Y is B, then the bottom halfword, bits [15:0], of Rm is used.

If Y is T, then the top halfword, bits [31:16], of Rm is used.

SMLALD Signed Multiply Accumulate Long Dual.

SMLALDX Signed Multiply Accumulate Long Dual Reversed.

If the X is omitted, the multiplications are bottom \times bottom and top \times top.

If X is present, the multiplications are bottom \times top and top \times bottom.

condis an optional condition code, see "Conditional Execution".

RdHi, RdLoare the destination registers.

RdLo is the lower 32 bits and RdHi is the upper 32 bits of the 64-bit integer.

For SMLAL, SMLALBB, SMLALBT, SMLALTB, SMLALTT, SMLALD and SMLA LDX, they also hold the accumulating value.

Rn, Rmare registers holding the first and second operands.

Operation

The SMLAL instruction:

- Multiplies the two's complement signed word values from Rn and Rm.
- Adds the 64-bit value in RdLo and RdHi to the resulting 64-bit product.
- Writes the 64-bit result of the multiplication and addition in RdLo and RdHi.

The SMLALBB, SMLALBT, SMLALTB and SMLALTT instructions:

- Multiplies the specified signed halfword, Top or Bottom, values from Rn and Rm.
- Adds the resulting sign-extended 32-bit product to the 64-bit value in RdLo and RdHi.
- Writes the 64-bit result of the multiplication and addition in RdLo and RdHi.

The non-specified halfwords of the source registers are ignored.

The SMLALD and SMLALDX instructions interpret the values from *Rn* and *Rm* as four halfword two's complement signed 16-bit integers. These instructions:

- If *X* is not present, multiply the top signed halfword value of *Rn* with the top signed halfword of *Rm* and the bottom signed halfword values of *Rn* with the bottom signed halfword of *Rm*.
- Or if *X* is present, multiply the top signed halfword value of *Rn* with the bottom signed halfword of *Rm* and the bottom signed halfword values of *Rn* with the top signed halfword of *Rm*.
- Add the two multiplication results to the signed 64-bit value in RdLo and RdHi to create the resulting 64-bit product.
- Write the 64-bit product in RdLo and RdHi.

Restrictions

In these instructions:



- Do not use SP and do not use PC.
- RdHi and RdLo must be different registers.

Condition Flags

These instructions do not affect the condition code flags.

```
SMLAL
        R4, R5, R3, R8; Multiplies R3 and R8, adds R5:R4 and writes to
                        ; R5:R4
SMLALBT R2, R1, R6, R7 ; Multiplies bottom halfword of R6 with top
                        ; halfword of R7, sign extends to 32-bit, adds
                        ; R1:R2 and writes to R1:R2
SMLALTB R2, R1, R6, R7; Multiplies top halfword of R6 with bottom
                        ; halfword of R7, sign extends to 32-bit, adds R1:R2
                        ; and writes to R1:R2
SMLALD R6, R8, R5, R1; Multiplies top halfwords in R5 and R1 and bottom
                        ; halfwords of R5 and R1, adds R8:R6 and writes to
                        ; R8:R6
SMLALDX R6, R8, R5, R1; Multiplies top halfword in R5 with bottom
                        ; halfword of R1, and bottom halfword of R5 with
                        ; top halfword of R1, adds R8:R6 and writes to
                        ; R8:R6.
```



12.6.6.6 SMLSD and SMLSLD

Signed Multiply Subtract Dual and Signed Multiply Subtract Long Dual

Syntax

$$op\{X\}\{cond\}\ Rd$$
, Rn, Rm, Ra

where:

opis one of:

SMLSD Signed Multiply Subtract Dual.

SMLSDX Signed Multiply Subtract Dual Reversed.

SMLSLD Signed Multiply Subtract Long Dual.

SMLSLDX Signed Multiply Subtract Long Dual Reversed.

SMLAW Signed Multiply Accumulate (word by halfword).

If X is present, the multiplications are bottom \times top and top \times bottom.

If the X is omitted, the multiplications are bottom \times bottom and top \times top.

condis an optional condition code, see "Conditional Execution".

Rdis the destination register.

Rn, Rmare registers holding the first and second operands.

Rais the register holding the accumulate value.

Operation

The SMLSD instruction interprets the values from the first and second operands as four signed halfwords. This instruction:

- Optionally rotates the halfwords of the second operand.
- Performs two signed 16 × 16-bit halfword multiplications.
- Subtracts the result of the upper halfword multiplication from the result of the lower halfword multiplication.
- Adds the signed accumulate value to the result of the subtraction.
- Writes the result of the addition to the destination register.

The SMLSLD instruction interprets the values from Rn and Rm as four signed halfwords.

This instruction:

- Optionally rotates the halfwords of the second operand.
- Performs two signed 16 × 16-bit halfword multiplications.
- Subtracts the result of the upper halfword multiplication from the result of the lower halfword multiplication.
- Adds the 64-bit value in RdHi and RdLo to the result of the subtraction.
- Writes the 64-bit result of the addition to the RdHi and RdLo.

Restrictions

In these instructions:

Do not use SP and do not use PC.

Condition Flags

This instruction sets the Q flag if the accumulate operation overflows. Overflow cannot occur during the multiplications or subtraction.

For the Thumb instruction set, these instructions do not affect the condition code flags.



```
SMLSD
       R0, R4, R5, R6; Multiplies bottom halfword of R4 with bottom
                       ; halfword of R5, multiplies top halfword of R4
                       ; with top halfword of R5, subtracts second from
                       ; first, adds R6, writes to R0
SMLSDX R1, R3, R2, R0; Multiplies bottom halfword of R3 with top
                       ; halfword of R2, multiplies top halfword of R3
                       ; with bottom halfword of R2, subtracts second from
                       ; first, adds R0, writes to R1
SMLSLD R3, R6, R2, R7; Multiplies bottom halfword of R6 with bottom
                       ; halfword of R2, multiplies top halfword of R6
                       ; with top halfword of R2, subtracts second from \,
                       ; first, adds R6:R3, writes to R6:R3
SMLSLDX R3, R6, R2, R7; Multiplies bottom halfword of R6 with top
                       ; halfword of R2, multiplies top halfword of R6
                       ; with bottom halfword of R2, subtracts second from
                       ; first, adds R6:R3, writes to R6:R3.
```

12.6.6.7 SMMLA and SMMLS

Signed Most Significant Word Multiply Accumulate and Signed Most Significant Word Multiply Subtract Syntax

```
op{R}{cond} Rd, Rn, Rm, Ra
```

where:

opis one of:

SMMLA Signed Most Significant Word Multiply Accumulate.

SMMLS Signed Most Significant Word Multiply Subtract.

If the X is omitted, the multiplications are bottom \times bottom and top \times top.

Ris a rounding error flag. If R is specified, the result is rounded instead of being truncated. In this case the constant 0x80000000 is added to the product before the high word is extracted.

condis an optional condition code, see "Conditional Execution".

Rdis the destination register.

Rn, Rmare registers holding the first and second multiply operands.

Rais the register holding the accumulate value.

Operation

The SMMLA instruction interprets the values from *Rn* and *Rm* as signed 32-bit words.

The SMMLA instruction:

- Multiplies the values in Rn and Rm.
- Optionally rounds the result by adding 0x80000000.
- Extracts the most significant 32 bits of the result.
- Adds the value of Ra to the signed extracted value.
- Writes the result of the addition in Rd.

The SMMLS instruction interprets the values from *Rn* and *Rm* as signed 32-bit words.

The SMMLS instruction:

- Multiplies the values in Rn and Rm.
- Optionally rounds the result by adding 0x80000000.
- Extracts the most significant 32 bits of the result.
- Subtracts the extracted value of the result from the value in Ra.
- Writes the result of the subtraction in Rd.

Restrictions

In these instructions:

Do not use SP and do not use PC.

Condition Flags

These instructions do not affect the condition code flags.

```
SMMLA R0, R4, R5, R6; Multiplies R4 and R5, extracts top 32 bits, adds; R6, truncates and writes to R0

SMMLAR R6, R2, R1, R4; Multiplies R2 and R1, extracts top 32 bits, adds; R4, rounds and writes to R6

SMMLSR R3, R6, R2, R7; Multiplies R6 and R2, extracts top 32 bits,
```



```
; subtracts R7, rounds and writes to R3
SMMLS R4, R5, R3, R8 ; Multiplies R5 and R3, extracts top 32 bits,
; subtracts R8, truncates and writes to R4.
```

12.6.6.8 SMMUL

Signed Most Significant Word Multiply

Syntax

```
op{R}{cond} Rd, Rn, Rm
```

where:

opis one of:

SMMUL Signed Most Significant Word Multiply.

Ris a rounding error flag. If R is specified, the result is rounded instead of being truncated. In this case the constant 0x80000000 is added to the product before the high word is extracted.

condis an optional condition code, see "Conditional Execution".

Rdis the destination register.

Rn, Rmare registers holding the first and second operands.

Operation

The SMMUL instruction interprets the values from Rn and Rm as two's complement 32-bit signed integers. The SMMUL instruction:

- Multiplies the values from Rn and Rm.
- Optionally rounds the result, otherwise truncates the result.
- Writes the most significant signed 32 bits of the result in Rd.

Restrictions

In this instruction:

do not use SP and do not use PC.

Condition Flags

This instruction does not affect the condition code flags.

Examples

```
SMULL R0, R4, R5; Multiplies R4 and R5, truncates top 32 bits; and writes to R0

SMULLR R6, R2; Multiplies R6 and R2, rounds the top 32 bits; and writes to R6.
```

12.6.6.9 SMUAD and SMUSD

Signed Dual Multiply Add and Signed Dual Multiply Subtract

Syntax

```
op{X}{cond} Rd, Rn, Rm
```

where:

opis one of:

SMUAD Signed Dual Multiply Add.



SMUADX Signed Dual Multiply Add Reversed.

SMUSD Signed Dual Multiply Subtract.

SMUSDX Signed Dual Multiply Subtract Reversed.

If X is present, the multiplications are bottom \times top and top \times bottom.

If the X is omitted, the multiplications are bottom \times bottom and top \times top.

condis an optional condition code, see "Conditional Execution".

Rdis the destination register.

Rn, Rmare registers holding the first and second operands.

Operation

The SMUAD instruction interprets the values from the first and second operands as two signed halfwords in each operand. This instruction:

- Optionally rotates the halfwords of the second operand.
- Performs two signed 16 × 16-bit multiplications.
- Adds the two multiplication results together.
- Writes the result of the addition to the destination register.

The SMUSD instruction interprets the values from the first and second operands as two's complement signed integers. This instruction:

- Optionally rotates the halfwords of the second operand.
- Performs two signed 16 × 16-bit multiplications.
- Subtracts the result of the top halfword multiplication from the result of the bottom halfword multiplication.
- Writes the result of the subtraction to the destination register.

Restrictions

In these instructions:

Do not use SP and do not use PC.

Condition Flags

Sets the Q flag if the addition overflows. The multiplications cannot overflow.



Examples

```
SMUAD R0, R4, R5; Multiplies bottom halfword of R4 with the bottom; halfword of R5, adds multiplication of top halfword; of R4 with top halfword of R5, writes to R0

SMUADX R3, R7, R4; Multiplies bottom halfword of R7 with top halfword; of R4, adds multiplication of top halfword of R7; with bottom halfword of R4, writes to R3

SMUSD R3, R6, R2; Multiplies bottom halfword of R4 with bottom halfword; of R6, subtracts multiplication of top halfword of R6; with top halfword of R3, writes to R3

SMUSDX R4, R5, R3; Multiplies bottom halfword of R5 with top halfword of R5; with bottom halfword of R3, writes to R4.
```

12.6.6.10SMUL and SMULW

Signed Multiply (halfwords) and Signed Multiply (word by halfword)

Syntax

```
op{XY}{cond} Rd,Rn, Rm op{Y}{cond} Rd. Rn, Rm
```

For SMULXY only:

opis one of:

SMUL{XY} Signed Multiply (halfwords).

X and *Y* specify which halfword of the source registers *Rn* and *Rm* is used as the first and second multiply operand.

If *X* is B, then the bottom halfword, bits [15:0] of *Rn* is used.

If X is T, then the top halfword, bits [31:16] of Rn is used. If Y is B, then the bot tom halfword, bits [15:0], of Rm is used.

If Y is T, then the top halfword, bits [31:16], of Rm is used.

SMULW{Y} Signed Multiply (word by halfword).

Y specifies which halfword of the source register *Rm* is used as the second multiply operand.

If Y is B, then the bottom halfword (bits [15:0]) of Rm is used.

If Y is T, then the top halfword (bits [31:16]) of Rm is used.

condis an optional condition code, see "Conditional Execution".

Rdis the destination register.

Rn, Rmare registers holding the first and second operands.

Operation

The SMULBB, SMULTB, SMULBT and SMULTT instructions interprets the values from *Rn* and *Rm* as four signed 16-bit integers. These instructions:

- Multiplies the specified signed halfword, Top or Bottom, values from Rn and Rm.
- Writes the 32-bit result of the multiplication in Rd.

The SMULWT and SMULWB instructions interprets the values from *Rn* as a 32-bit signed integer and *Rm* as two halfword 16-bit signed integers. These instructions:

- Multiplies the first operand and the top, T suffix, or the bottom, B suffix, halfword of the second operand.
- Writes the signed most significant 32 bits of the 48-bit result in the destination register.

Restrictions



In these instructions:

- Do not use SP and do not use PC.
- RdHi and RdLo must be different registers.

SMULBT	R0, R4	, R5	; Multiplies the bottom halfword of R4 with the
			; top halfword of R5, multiplies results and
			; writes to RO
SMULBB	R0, R4	, R5	; Multiplies the bottom halfword of R4 with the
			; bottom halfword of R5, multiplies results and
			; writes to RO
SMULTT	R0, R4	, R5	; Multiplies the top halfword of R4 with the top
			; halfword of R5, multiplies results and writes
			; to RO
SMULTB	R0, R4	, R5	; Multiplies the top halfword of R4 with the
			; bottom halfword of R5, multiplies results and
			; and writes to R0
SMULWT	R4, R5	, R3	; Multiplies R5 with the top halfword of R3,
			; extracts top 32 bits and writes to R4
SMULWB	R4, R5	, R3	; Multiplies R5 with the bottom halfword of R3,
			; extracts top 32 bits and writes to R4.



12.6.6.11UMULL, UMLAL, SMULL, and SMLAL

Signed and Unsigned Long Multiply, with optional Accumulate, using 32-bit operands and producing a 64-bit result.

Syntax

```
op{cond} RdLo, RdHi, Rn, Rm
```

where:

opis one of:

UMULL Unsigned Long Multiply.

UMLAL Unsigned Long Multiply, with Accumulate.

SMULL Signed Long Multiply.

SMLAL Signed Long Multiply, with Accumulate.

condis an optional condition code, see "Conditional Execution".

RdHi, RdLoare the destination registers. For UMLAL and SMLAL they also hold the accumulating value.

Rn, Rmare registers holding the operands.

Operation

The UMULL instruction interprets the values from *Rn* and *Rm* as unsigned integers. It multiplies these integers and places the least significant 32 bits of the result in *RdLo*, and the most significant 32 bits of the result in *RdHi*.

The UMLAL instruction interprets the values from *Rn* and *Rm* as unsigned integers. It multiplies these integers, adds the 64-bit result to the 64-bit unsigned integer contained in *RdHi* and *RdLo*, and writes the result back to *RdHi* and *RdLo*.

The SMULL instruction interprets the values from *Rn* and *Rm* as two's complement signed integers. It multiplies these integers and places the least significant 32 bits of the result in *RdLo*, and the most significant 32 bits of the result in *RdHi*.

The SMLAL instruction interprets the values from *Rn* and *Rm* as two's complement signed integers. It multiplies these integers, adds the 64-bit result to the 64-bit signed integer contained in *RdHi* and *RdLo*, and writes the result back to *RdHi* and *RdLo*.

Restrictions

In these instructions:

- Do not use SP and do not use PC
- RdHi and RdLo must be different registers.

Condition Flags

These instructions do not affect the condition code flags.

```
UMULL R0, R4, R5, R6; Unsigned (R4,R0) = R5 \times R6
SMLAL R4, R5, R3, R8; Signed (R5,R4) = (R5,R4) + R3 \times R8
```



12.6.6.12SDIV and UDIV

Signed Divide and Unsigned Divide.

Syntax

```
SDIV\{cond\} {Rd,} Rn, Rm UDIV\{cond\} {Rd,} Rn, Rm
```

where:

condis an optional condition code, see "Conditional Execution".

Rdis the destination register. If *Rd* is omitted, the destination register is *Rn*.

Rnis the register holding the value to be divided.

Rmis a register holding the divisor.

Operation

SDIV performs a signed integer division of the value in *Rn* by the value in *Rm*.

UDIV performs an unsigned integer division of the value in *Rn* by the value in *Rm*.

For both instructions, if the value in *Rn* is not divisible by the value in *Rm*, the result is rounded towards zero.

Restrictions

Do not use SP and do not use PC.

Condition Flags

These instructions do not change the flags.

```
SDIV R0, R2, R4; Signed divide, R0 = R2/R4
UDIV R8, R8, R1; Unsigned divide, R8 = R8/R1
```



12.6.7 Saturating Instructions

The table below shows the saturating instructions.

Table 12-22. Saturating Instructions

Mnemonic	Description
SSAT	Signed Saturate
SSAT16	Signed Saturate Halfword
USAT	Unsigned Saturate
USAT16	Unsigned Saturate Halfword
QADD	Saturating Add
QSUB	Saturating Subtract
QSUB16	Saturating Subtract 16
QASX	Saturating Add and Subtract with Exchange
QSAX	Saturating Subtract and Add with Exchange
QDADD	Saturating Double and Add
QDSUB	Saturating Double and Subtract
UQADD16	Unsigned Saturating Add 16
UQADD8	Unsigned Saturating Add 8
UQASX	Unsigned Saturating Add and Subtract with Exchange
UQSAX	Unsigned Saturating Subtract and Add with Exchange
UQSUB16	Unsigned Saturating Subtract 16
UQSUB8	Unsigned Saturating Subtract 8

For signed *n*-bit saturation, this means that:

- If the value to be saturated is less than -2^{n-1} , the result returned is -2^{n-1}
- If the value to be saturated is greater than $2^{n-1}-1$, the result returned is $2^{n-1}-1$
- Otherwise, the result returned is the same as the value to be saturated.

For unsigned *n*-bit saturation, this means that:

- If the value to be saturated is less than 0, the result returned is 0
- If the value to be saturated is greater than 2ⁿ-1, the result returned is 2ⁿ-1
- Otherwise, the result returned is the same as the value to be saturated.

If the returned result is different from the value to be saturated, it is called *saturation*. If saturation occurs, the instruction sets the Q flag to 1 in the APSR. Otherwise, it leaves the Q flag unchanged. To clear the Q flag to 0, the MSR instruction must be used; see "MSR".

To read the state of the Q flag, the MRS instruction must be used; see "MRS".



12.6.7.1 SSAT and USAT

Signed Saturate and Unsigned Saturate to any bit position, with optional shift before saturating.

Syntax

```
op{cond} Rd, #n, Rm {, shift #s}
```

where:

opis one of:

SSAT Saturates a signed value to a signed range.

USAT Saturates a signed value to an unsigned range.

condis an optional condition code, see "Conditional Execution".

Rdis the destination register.

nspecifies the bit position to saturate to:

n ranges from 1n ranges from 0 to 31 for USAT.

to 32 for SSAT

Rmis the register containing the value to saturate.

shift #sis an optional shift applied to Rm before saturating. It must be one of the following:

ASR #swhere s is in the range 1 to 31.

LSL #swhere s is in the range 0 to 31.

Operation

These instructions saturate to a signed or unsigned *n*-bit value.

The SSAT instruction applies the specified shift, then saturates to the signed range $-2^{n-1} \le x \le 2^{n-1}-1$.

The USAT instruction applies the specified shift, then saturates to the unsigned range $0 \le x \le 2^n - 1$.

Restrictions

Do not use SP and do not use PC.

Condition Flags

These instructions do not affect the condition code flags.

If saturation occurs, these instructions set the Q flag to 1.

```
SSAT R7, #16, R7, LSL #4 ; Logical shift left value in R7 by 4, then ; saturate it as a signed 16-bit value and ; write it back to R7

USATNE R0, #7, R5 ; Conditionally saturate value in R5 as an ; unsigned 7 bit value and write it to R0.
```



12.6.7.2 SSAT16 and USAT16

Signed Saturate and Unsigned Saturate to any bit position for two halfwords.

Syntax

```
op{cond} Rd, #n, Rm
```

where:

opis one of:

SSAT16 Saturates a signed halfword value to a signed range.

USAT16 Saturates a signed halfword value to an unsigned range.

condis an optional condition code, see "Conditional Execution".

Rdis the destination register.

nspecifies the bit position to saturate to:

n ranges from 1n ranges from 0 to 15 for USAT.

to 16 for SSAT

Rmis the register containing the value to saturate.

Operation

The SSAT16 instruction:

Saturates two signed 16-bit halfword values of the register with the value to saturate from selected by the bit position in *n*.

Writes the results as two signed 16-bit halfwords to the destination register.

The USAT16 instruction:

Saturates two unsigned 16-bit halfword values of the register with the value to saturate from selected by the bit position in *n*.

Writes the results as two unsigned halfwords in the destination register.

Restrictions

Do not use SP and do not use PC.

Condition Flags

These instructions do not affect the condition code flags.

If saturation occurs, these instructions set the Q flag to 1.

Examples

```
SSAT16 R7, #9, R2; Saturates the top and bottom highwords of R2; as 9-bit values, writes to corresponding halfword; of R7

USAT16NE R0, #13, R5; Conditionally saturates the top and bottom; halfwords of R5 as 13-bit values, writes to; corresponding halfword of R0.
```

12.6.7.3 QADD and QSUB

Saturating Add and Saturating Subtract, signed.

Syntax

```
op\{cond\} {Rd}, Rn, Rm op\{cond\} {Rd}, Rn, Rm
```



where:

opis one of:

QADD Saturating 32-bit add.

QADD8 Saturating four 8-bit integer additions.

QADD16 Saturating two 16-bit integer additions.

QSUB Saturating 32-bit subtraction.

QSUB8 Saturating four 8-bit integer subtraction.

QSUB16 Saturating two 16-bit integer subtraction.

condis an optional condition code, see "Conditional Execution".

Rdis the destination register.

Rn, Rmare registers holding the first and second operands.

Operation

These instructions add or subtract two, four or eight values from the first and second operands and then writes a signed saturated value in the destination register.

The QADD and QSUB instructions apply the specified add or subtract, and then saturate the result to the signed range $-2^{n-1} \le x \le 2^{n-1}$ -1, where x is given by the number of bits applied in the instruction, 32, 16 or 8.

If the returned result is different from the value to be saturated, it is called *saturation*. If saturation occurs, the QADD and QSUB instructions set the Q flag to 1 in the APSR Otherwise, it leaves the Q flag unchanged. The 8-bit and 16-bit QADD and QSUB instructions always leave the Q flag unchanged.

To clear the Q flag to 0, the MSR instruction must be used; see "MSR".

To read the state of the Q flag, the MRS instruction must be used; see "MRS".

Restrictions

Do not use SP and do not use PC.

Condition Flags

These instructions do not affect the condition code flags.

If saturation occurs, these instructions set the Q flag to 1.



Examples

```
QADD16 R7, R4, R2; Adds halfwords of R4 with corresponding halfword of R2, saturates to 16 bits and writes to corresponding halfword of R7

QADD8 R3, R1, R6; Adds bytes of R1 to the corresponding bytes of R6, saturates to 8 bits and writes to corresponding byte of R3

QSUB16 R4, R2, R3; Subtracts halfwords of R3 from corresponding halfword of R2, saturates to 16 bits, writes to corresponding halfword of R4

QSUB8 R4, R2, R5; Subtracts bytes of R5 from the corresponding byte in R2, saturates to 8 bits, writes to corresponding byte of R4.
```

12.6.7.4 QASX and QSAX

Saturating Add and Subtract with Exchange and Saturating Subtract and Add with Exchange, signed.

Syntax

$$op\{cond\}$$
 {Rd}, Rm, Rn

where:

opis one of:

QASX Add and Subtract with Exchange and Saturate.

QSAX Subtract and Add with Exchange and Saturate.

condis an optional condition code, see "Conditional Execution".

Rdis the destination register.

Rn, Rmare registers holding the first and second operands.

Operation

The QASX instruction:

- 1. Adds the top halfword of the source operand with the bottom halfword of the second operand.
- 2. Subtracts the top halfword of the second operand from the bottom highword of the first operand.
- 3. Saturates the result of the subtraction and writes a 16-bit signed integer in the range $-2^{15} \le x \le 2^{15} 1$, where x equals 16, to the bottom halfword of the destination register.
- 4. Saturates the results of the sum and writes a 16-bit signed integer in the range $-2^{15} \le x \le 2^{15} 1$, where *x* equals 16, to the top halfword of the destination register.

The QSAX instruction:

- 1. Subtracts the bottom halfword of the second operand from the top highword of the first operand.
- 2. Adds the bottom halfword of the source operand with the top halfword of the second operand.
- 3. Saturates the results of the sum and writes a 16-bit signed integer in the range $-2^{15} \le x \le 2^{15} 1$, where *x* equals 16, to the bottom halfword of the destination register.
- 4. Saturates the result of the subtraction and writes a 16-bit signed integer in the range $-2^{15} \le x \le 2^{15} 1$, where *x* equals 16, to the top halfword of the destination register.

Restrictions

Do not use SP and do not use PC.

Condition Flags

These instructions do not affect the condition code flags.



```
QASX R7, R4, R2; Adds top halfword of R4 to bottom halfword of R2,
; saturates to 16 bits, writes to top halfword of R7
; Subtracts top highword of R2 from bottom halfword of
; R4, saturates to 16 bits and writes to bottom halfword
; of R7

QSAX R0, R3, R5; Subtracts bottom halfword of R5 from top halfword of
; R3, saturates to 16 bits, writes to top halfword of R0
; Adds bottom halfword of R3 to top halfword of R5,
; saturates to 16 bits, writes to bottom halfword of R0.
```



12.6.7.5 QDADD and QDSUB

Saturating Double and Add and Saturating Double and Subtract, signed.

Syntax

```
op\{cond\} {Rd}, Rm, Rn
```

where:

opis one of:

QDADD Saturating Double and Add.

QDSUB Saturating Double and Subtract.

condis an optional condition code, see "Conditional Execution".

Rdis the destination register.

Rm, Rnare registers holding the first and second operands.

Operation

The QDADD instruction:

- Doubles the second operand value.
- Adds the result of the doubling to the signed saturated value in the first operand.
- Writes the result to the destination register.

The QDSUB instruction:

- Doubles the second operand value.
- Subtracts the doubled value from the signed saturated value in the first operand.
- Writes the result to the destination register.

Both the doubling and the addition or subtraction have their results saturated to the 32-bit signed integer range $-2^{31} \le x \le 2^{31} - 1$. If saturation occurs in either operation, it sets the Q flag in the APSR.

Restrictions

Do not use SP and do not use PC.

Condition Flags

If saturation occurs, these instructions set the Q flag to 1.

```
QDADD R7, R4, R2; Doubles and saturates R4 to 32 bits, adds R2, ; saturates to 32 bits, writes to R7

QDSUB R0, R3, R5; Subtracts R3 doubled and saturated to 32 bits; from R5, saturates to 32 bits, writes to R0.
```



12.6.7.6 UQASX and UQSAX

Saturating Add and Subtract with Exchange and Saturating Subtract and Add with Exchange, unsigned.

Syntax

$$op\{cond\}$$
 {Rd}, Rm, Rn

where:

typeis one of:

UQASX Add and Subtract with Exchange and Saturate.

UQSAX Subtract and Add with Exchange and Saturate.

condis an optional condition code, see "Conditional Execution".

Rdis the destination register.

Rn, Rmare registers holding the first and second operands.

Operation

The UQASX instruction:

- 1. Adds the bottom halfword of the source operand with the top halfword of the second operand.
- 2. Subtracts the bottom halfword of the second operand from the top highword of the first operand.
- 3. Saturates the results of the sum and writes a 16-bit unsigned integer in the range $0 \le x \le 2^{16} 1$, where x equals 16, to the top halfword of the destination register.
- 4. Saturates the result of the subtraction and writes a 16-bit unsigned integer in the range $0 \le x \le 2^{16} 1$, where x equals 16, to the bottom halfword of the destination register.

The UQSAX instruction:

- 1. Subtracts the bottom halfword of the second operand from the top highword of the first operand.
- 2. Adds the bottom halfword of the first operand with the top halfword of the second operand.
- 3. Saturates the result of the subtraction and writes a 16-bit unsigned integer in the range $0 \le x \le 2^{16} 1$, where x equals 16, to the top halfword of the destination register.
- 4. Saturates the results of the addition and writes a 16-bit unsigned integer in the range $0 \le x \le 2^{16} 1$, where x equals 16, to the bottom halfword of the destination register.

Restrictions

Do not use SP and do not use PC.

Condition Flags

These instructions do not affect the condition code flags.



Examples

```
UQASX R7, R4, R2 ; Adds top halfword of R4 with bottom halfword of R2, ; saturates to 16 bits, writes to top halfword of R7 ; Subtracts top halfword of R2 from bottom halfword of ; R4, saturates to 16 bits, writes to bottom halfword of R7 UQSAX R0, R3, R5 ; Subtracts bottom halfword of R5 from top halfword of R3, ; saturates to 16 bits, writes to top halfword of R0 ; Adds bottom halfword of R4 to top halfword of R5 ; saturates to 16 bits, writes to bottom halfword of R0.
```

12.6.7.7 UQADD and UQSUB

Saturating Add and Saturating Subtract Unsigned.

Syntax

```
op\{cond\} {Rd}, Rn, Rm op\{cond\} {Rd}, Rn, Rm
```

where:

opis one of:

UQADD8 Saturating four unsigned 8-bit integer additions.

UQADD16 Saturating two unsigned 16-bit integer additions.

UDSUB8 Saturating four unsigned 8-bit integer subtractions.

UQSUB16 Saturating two unsigned 16-bit integer subtractions.

condis an optional condition code, see "Conditional Execution".

Rdis the destination register.

Rn, Rmare registers holding the first and second operands.

Operation

These instructions add or subtract two or four values and then writes an unsigned saturated value in the destination register.

The UQADD16 instruction:

- Adds the respective top and bottom halfwords of the first and second operands.
- Saturates the result of the additions for each halfword in the destination register to the unsigned range $0 \le x \le 2^{16}$ -1, where x is 16.

The UQADD8 instruction:

- Adds each respective byte of the first and second operands.
- Saturates the result of the addition for each byte in the destination register to the unsigned range $0 \le x \le 2^8$ 1, where x is 8.

The UQSUB16 instruction:

- Subtracts both halfwords of the second operand from the respective halfwords of the first operand.
- Saturates the result of the differences in the destination register to the unsigned range $0 \le x \le 2^{16}$ -1, where x is 16.

The UQSUB8 instructions:

- Subtracts the respective bytes of the second operand from the respective bytes of the first operand.
- Saturates the results of the differences for each byte in the destination register to the unsigned range $0 \le x \le 2^8$ -1, where x is 8.



Restrictions

Do not use SP and do not use PC.

Condition Flags

These instructions do not affect the condition code flags.

```
UQADD16 R7, R4, R2 ; Adds halfwords in R4 to corresponding halfword in R2, ; saturates to 16 bits, writes to corresponding halfword of R7

UQADD8 R4, R2, R5 ; Adds bytes of R2 to corresponding byte of R5, saturates ; to 8 bits, writes to corresponding bytes of R4

UQSUB16 R6, R3, R0 ; Subtracts halfwords in R0 from corresponding halfword ; in R3, saturates to 16 bits, writes to corresponding ; halfword in R6

UQSUB8 R1, R5, R6 ; Subtracts bytes in R6 from corresponding byte of R5, ; saturates to 8 bits, writes to corresponding byte of R1.
```



12.6.8 Packing and Unpacking Instructions

The table below shows the instructions that operate on packing and unpacking data.

Table 12-23. Packing and Unpacking Instructions

Mnemonic	Description
PKH	Pack Halfword
SXTAB	Extend 8 bits to 32 and add
SXTAB16	Dual extend 8 bits to 16 and add
SXTAH	Extend 16 bits to 32 and add
SXTB	Sign extend a byte
SXTB16	Dual extend 8 bits to 16 and add
SXTH	Sign extend a halfword
UXTAB	Extend 8 bits to 32 and add
UXTAB16	Dual extend 8 bits to 16 and add
UXTAH	Extend 16 bits to 32 and add
UXTB	Zero extend a byte
UXTB16	Dual zero extend 8 bits to 16 and add
UXTH	Zero extend a halfword

12.6.8.1 PKHBT and PKHTB

Pack Halfword

Syntax

```
         op{cond} \  \{Rd\}, \  Rn, \  Rm \  \{, \ LSL \ \#imm\} \\         op{cond} \  \{Rd\}, \  Rn, \  Rm \  \{, \ ASR \ \#imm\}
```

where:

opis one of:

PKHBT Pack Halfword, bottom and top with shift.

PKHTB Pack Halfword, top and bottom with shift.

condis an optional condition code, see "Conditional Execution".

Rdis the destination register.

Rnis the first operand register

Rmis the second operand register holding the value to be optionally shifted.

immis the shift length. The type of shift length depends on the instruction:

For PKHBT

LSL a left shift with a shift length from 1 to 31, 0 means no shift.

For PKHTB

ASR an arithmetic shift right with a shift length from 1 to 32, a shift of 32-bits is encoded as 0b00000.

Operation

The PKHBT instruction:

- 1. Writes the value of the bottom halfword of the first operand to the bottom halfword of the destination register.
- 2. If shifted, the shifted value of the second operand is written to the top halfword of the destination register.

The PKHTB instruction:

- 1. Writes the value of the top halfword of the first operand to the top halfword of the destination register.
- 2. If shifted, the shifted value of the second operand is written to the bottom halfword of the destination register.

Restrictions

Rd must not be SP and must not be PC.

Condition Flags

This instruction does not change the flags.



Examples

```
PKHBT R3, R4, R5 LSL #0 ; Writes bottom halfword of R4 to bottom halfword of ; R3, writes top halfword of R5, unshifted, to top ; halfword of R3

PKHTB R4, R0, R2 ASR #1 ; Writes R2 shifted right by 1 bit to bottom halfword ; of R4, and writes top halfword of R0 to top ; halfword of R4.
```

12.6.8.2 SXT and UXT

Sign extend and Zero extend.

Syntax

```
op\{cond\} {Rd,} Rm {, ROR #n} op\{cond\} {Rd}, Rm {, ROR #n}
```

where:

opis one of:

SXTB Sign extends an 8-bit value to a 32-bit value.

SXTH Sign extends a 16-bit value to a 32-bit value.

SXTB16 Sign extends two 8-bit values to two 16-bit values.

UXTB Zero extends an 8-bit value to a 32-bit value.

UXTH Zero extends a 16-bit value to a 32-bit value.

UXTB16 Zero extends two 8-bit values to two 16-bit values.

condis an optional condition code, see "Conditional Execution".

Rdis the destination register.

Rmis the register holding the value to extend.

ROR #nis one of:

ROR #8 Value from *Rm* is rotated right 8 bits.

Operation

These instructions do the following:

- 1. Rotate the value from *Rm* right by 0, 8, 16 or 24 bits.
- 2. Extract bits from the resulting value:
 - SXTB extracts bits[7:0] and sign extends to 32 bits.
 - UXTB extracts bits[7:0] and zero extends to 32 bits.
 - SXTH extracts bits[15:0] and sign extends to 32 bits.
 - UXTH extracts bits[15:0] and zero extends to 32 bits.
 - SXTB16 extracts bits[7:0] and sign extends to 16 bits, and extracts bits [23:16] and sign extends to 16 bits.
 - UXTB16 extracts bits[7:0] and zero extends to 16 bits, and extracts bits [23:16] and zero extends to 16 bits.

Restrictions

Do not use SP and do not use PC.

Condition Flags



These instructions do not affect the flags.

Examples

```
SXTH R4, R6, ROR #16 ; Rotates R6 right by 16 bits, obtains bottom halfword of ; of result, sign extends to 32 bits and writes to R4 UXTB R3, R10 ; Extracts lowest byte of value in R10, zero extends, and ; writes to R3.
```

12.6.8.3 SXTA and UXTA

Signed and Unsigned Extend and Add

Syntax

```
op\{cond\} {Rd,} Rn, Rm {, ROR #n} op\{cond\} {Rd,} Rn, Rm {, ROR #n}
```

where:

opis one of:

SXTAB Sign extends an 8-bit value to a 32-bit value and add.

SXTAH Sign extends a 16-bit value to a 32-bit value and add.

SXTAB16 Sign extends two 8-bit values to two 16-bit values and add.

UXTAB Zero extends an 8-bit value to a 32-bit value and add.

UXTAH Zero extends a 16-bit value to a 32-bit value and add.

UXTAB16 Zero extends two 8-bit values to two 16-bit values and add.

condis an optional condition code, see "Conditional Execution".

Rdis the destination register.

Rnis the first operand register.

Rmis the register holding the value to rotate and extend.

ROR #nis one of:

ROR #8 Value from Rm is rotated right 8 bits.

ROR #16 Value from Rm is rotated right 16 bits.

ROR #24 Value from Rm is rotated right 24 bits.

If ROR #*n* is omitted, no rotation is performed.

Operation

These instructions do the following:

- 1. Rotate the value from Rm right by 0, 8, 16 or 24 bits.
- 2. Extract bits from the resulting value:
 - SXTAB extracts bits[7:0] from Rm and sign extends to 32 bits.
 - UXTAB extracts bits[7:0] from Rm and zero extends to 32 bits.
 - SXTAH extracts bits[15:0] from Rm and sign extends to 32 bits.
 - UXTAH extracts bits[15:0] from Rm and zero extends to 32 bits.
 - SXTAB16 extracts bits[7:0] from Rm and sign extends to 16 bits, and extracts bits [23:16] from Rm and sign extends to 16 bits.
 - UXTAB16 extracts bits[7:0] from Rm and zero extends to 16 bits, and extracts bits [23:16] from Rm and zero extends to 16 bits.



3. Adds the signed or zero extended value to the word or corresponding halfword of *Rn* and writes the result in *Rd*.

Restrictions

Do not use SP and do not use PC.

Condition Flags

These instructions do not affect the flags.

```
SXTAH R4, R8, R6, ROR #16 ; Rotates R6 right by 16 bits, obtains bottom ; halfword, sign extends to 32 bits, adds ; R8, and writes to R4

UXTAB R3, R4, R10 ; Extracts bottom byte of R10 and zero extends ; to 32 bits, adds R4, and writes to R3.
```

12.6.9 Bitfield Instructions

The table below shows the instructions that operate on adjacent sets of bits in registers or bitfields.

Table 12-24. Packing and Unpacking Instructions

Mnemonic	Description
BFC	Bit Field Clear
BFI	Bit Field Insert
SBFX	Signed Bit Field Extract
SXTB	Sign extend a byte
SXTH	Sign extend a halfword
UBFX	Unsigned Bit Field Extract
UXTB	Zero extend a byte
UXTH	Zero extend a halfword



12.6.9.1 BFC and BFI

Bit Field Clear and Bit Field Insert.

Syntax

```
BFC{cond} Rd, #lsb, #width
BFI{cond} Rd, Rn, #lsb, #width
```

where:

condis an optional condition code, see "Conditional Execution".

Rdis the destination register.

Rnis the source register.

Isbis the position of the least significant bit of the bitfield. *Isb* must be in the range 0 to 31.

widthis the width of the bitfield and must be in the range 1 to 32-lsb.

Operation

BFC clears a bitfield in a register. It clears *width* bits in *Rd*, starting at the low bit position *lsb*. Other bits in *Rd* are unchanged.

BFI copies a bitfield into one register from another register. It replaces *width* bits in *Rd* starting at the low bit position *Isb*, with *width* bits from *Rn* starting at bit[0]. Other bits in *Rd* are unchanged.

Restrictions

Do not use SP and do not use PC.

Condition Flags

These instructions do not affect the flags.

```
BFC R4, \#8, \#12 ; Clear bit 8 to bit 19 (12 bits) of R4 to 0 BFI R9, R2, \#8, \#12 ; Replace bit 8 to bit 19 (12 bits) of R9 with ; bit 0 to bit 11 from R2.
```



12.6.9.2 SBFX and UBFX

Signed Bit Field Extract and Unsigned Bit Field Extract.

Syntax

```
SBFX{cond} Rd, Rn, #lsb, #width UBFX{cond} Rd, Rn, #lsb, #width
```

where:

condis an optional condition code, see "Conditional Execution".

Rdis the destination register.

Rnis the source register.

Isbis the position of the least significant bit of the bitfield. *Isb* must be in the range 0 to 31.

widthis the width of the bitfield and must be in the range 1 to 32-Isb.

Operation

SBFX extracts a bitfield from one register, sign extends it to 32 bits, and writes the result to the destination register.

UBFX extracts a bitfield from one register, zero extends it to 32 bits, and writes the result to the destination register.

Restrictions

Do not use SP and do not use PC.

Condition Flags

These instructions do not affect the flags.

```
SBFX R0, R1, #20, #4 ; Extract bit 20 to bit 23 (4 bits) from R1 and sign ; extend to 32 bits and then write the result to R0.

UBFX R8, R11, #9, #10 ; Extract bit 9 to bit 18 (10 bits) from R11 and zero ; extend to 32 bits and then write the result to R8.
```



12.6.9.3 SXT and UXT

Sign extend and Zero extend.

Syntax

```
SXTextend\{cond\} \{Rd,\} Rm \{, ROR \#n\} UXTextend\{cond\} \{Rd\}, Rm \{, ROR \#n\}
```

where:

extendis one of:

B Extends an 8-bit value to a 32-bit value.

H Extends a 16-bit value to a 32-bit value.

condis an optional condition code, see "Conditional Execution".

Rdis the destination register.

Rmis the register holding the value to extend.

ROR #nis one of:

ROR #8 Value from Rm is rotated right 8 bits.

ROR #16 Value from Rm is rotated right 16 bits.

ROR #24 Value from Rm is rotated right 24 bits.

If ROR #*n* is omitted, no rotation is performed.

Operation

These instructions do the following:

- 1. Rotate the value from *Rm* right by 0, 8, 16 or 24 bits.
- 2. Extract bits from the resulting value:
 - SXTB extracts bits[7:0] and sign extends to 32 bits.
 - UXTB extracts bits[7:0] and zero extends to 32 bits.
 - SXTH extracts bits[15:0] and sign extends to 32 bits.
 - UXTH extracts bits[15:0] and zero extends to 32 bits.

Restrictions

Do not use SP and do not use PC.

Condition Flags

These instructions do not affect the flags.

```
SXTH R4, R6, ROR #16 ; Rotate R6 right by 16 bits, then obtain the lower ; halfword of the result and then sign extend to ; 32 bits and write the result to R4.

UXTB R3, R10 ; Extract lowest byte of the value in R10 and zero ; extend it, and write the result to R3.
```



12.6.10 Branch and Control Instructions

The table below shows the branch and control instructions.

Table 12-25. Branch and Control Instructions

Mnemonic	Description	
В	Branch	
BL	Branch with Link	
BLX	Branch indirect with Link	
BX	Branch indirect	
CBNZ	Compare and Branch if Non Zero	
CBZ	Compare and Branch if Zero	
IT	If-Then	
TBB	Table Branch Byte	
ТВН	Table Branch Halfword	



12.6.10.1B, BL, BX, and BLX

Branch instructions.

Syntax

```
B\{cond\} label BL\{cond\} label BX\{cond\} Rm BLX\{cond\} Rm
```

where:

Bis branch (immediate).

BLis branch with link (immediate).

BXis branch indirect (register).

BLXis branch indirect with link (register).

condis an optional condition code, see "Conditional Execution".

labelis a PC-relative expression. See "PC-relative Expressions".

Rmis a register that indicates an address to branch to. Bit[0] of the value in *Rm* must be 1, but the address to branch to is created by changing bit[0] to 0.

Operation

All these instructions cause a branch to *label*, or to the address indicated in *Rm*. In addition:

- The BL and BLX instructions write the address of the next instruction to LR (the link register, R14).
- The BX and BLX instructions result in a UsageFault exception if bit[0] of Rm is 0.

B*cond* label is the only conditional instruction that can be either inside or outside an IT block. All other branch instructions must be conditional inside an IT block, and must be unconditional outside the IT block, see "IT".

The table below shows the ranges for the various branch instructions.

Table 12-26. Branch Ranges

Instruction	Branch Range
B label	-16 MB to +16 MB
Bcond label (outside IT block)	-1 MB to +1 MB
Bcond label (inside IT block)	-16 MB to +16 MB
BL{cond} label	-16 MB to +16 MB
BX{cond} Rm	Any value in register
BLX{cond} Rm	Any value in register

The .W suffix might be used to get the maximum branch range. See "Instruction Width Selection" .

Restrictions

The restrictions are:

- Do not use PC in the BLX instruction
- For BX and BLX, bit[0] of *Rm* must be 1 for correct execution but a branch occurs to the target address created by changing bit[0] to 0
- When any of these instructions is inside an IT block, it must be the last instruction of the IT block.

B*cond* is the only conditional instruction that is not required to be inside an IT block. However, it has a longer branch range when it is inside an IT block.



Condition Flags

These instructions do not change the flags.

Examples

```
В
       loopA ; Branch to loopA
    ng ; Conditionally branch to label ng target ; Branch to target within 16MB range
BLE
B.W
    target ; Conditionally branch to target
BEQ
BEQ.W target ; Conditionally branch to target within 1MB
     funC ; Branch with link (Call) to function funC, return address
              ; stored in LR
BX
              ; Return from function call
      LR
BXNE R0
              ; Conditionally branch to address stored in RO
BLX R0 ; Branch with link and exchange (Call) to a address stored in R0.
```



12.6.10.2CBZ and CBNZ

Compare and Branch on Zero, Compare and Branch on Non-Zero.

Syntax

```
CBZ Rn, label
CBNZ Rn, label
```

where:

Rnis the register holding the operand.

labelis the branch destination.

Operation

Use the CBZ or CBNZ instructions to avoid changing the condition code flags and to reduce the number of instructions.

CBZ Rn, label does not change condition flags but is otherwise equivalent to:

```
CMP Rn, #0
BEQ label
```

CBNZ Rn, label does not change condition flags but is otherwise equivalent to:

```
CMP Rn, #0
BNE label
```

Restrictions

The restrictions are:

- Rn must be in the range of R0 to R7
- The branch destination must be within 4 to 130 bytes after the instruction
- These instructions must not be used inside an IT block.

Condition Flags

These instructions do not change the flags.

Examples

```
CBZ R5, target ; Forward branch if R5 is zero
CBNZ R0, target ; Forward branch if R0 is not zero
```

12.6.10.3IT

If-Then condition instruction.

Syntax

$$IT\{x\{y\{z\}\}\}\ cond$$

where:

xspecifies the condition switch for the second instruction in the IT block.

yspecifies the condition switch for the third instruction in the IT block.

zspecifies the condition switch for the fourth instruction in the IT block.

condspecifies the condition for the first instruction in the IT block.

The condition switch for the second, third and fourth instruction in the IT block can be either:

TThen. Applies the condition *cond* to the instruction.

EElse. Applies the inverse condition of *cond* to the instruction.

It is possible to use AL (the *always* condition) for *cond* in an IT instruction. If this is done, all of the instructions in the IT block must be unconditional, and each of *x*, *y*, and *z* must be T or omitted but not E.

Operation

The IT instruction makes up to four following instructions conditional. The conditions can be all the same, or some of them can be the logical inverse of the others. The conditional instructions following the IT instruction form the *IT block*.

The instructions in the IT block, including any branches, must specify the condition in the {cond} part of their syntax.

The assembler might be able to generate the required IT instructions for conditional instructions automatically, so that the user does not have to write them. See the assembler documentation for details.

A BKPT instruction in an IT block is always executed, even if its condition fails.

Exceptions can be taken between an IT instruction and the corresponding IT block, or within an IT block. Such an exception results in entry to the appropriate exception handler, with suitable return information in LR and stacked PSR.

Instructions designed for use for exception returns can be used as normal to return from the exception, and execution of the IT block resumes correctly. This is the only way that a PC-modifying instruction is permitted to branch to an instruction in an IT block.

Restrictions

The following instructions are not permitted in an IT block:

- IT
- CBZ and CBNZ
- CPSID and CPSIE.

Other restrictions when using an IT block are:

- A branch or any instruction that modifies the PC must either be outside an IT block or must be the last instruction inside the IT block. These are:
 - ADD PC, PC, Rm
 - MOV PC, Rm
 - B, BL, BX, BLX
 - Any LDM, LDR, or POP instruction that writes to the PC
 - TBB and TBH



- Do not branch to any instruction inside an IT block, except when returning from an exception handler
- All conditional instructions except Bcond must be inside an IT block. Bcond can be either outside or inside
 an IT block but has a larger branch range if it is inside one
- Each instruction inside the IT block must specify a condition code suffix that is either the same or logical inverse as for the other instructions in the block.

Your assembler might place extra restrictions on the use of IT blocks, such as prohibiting the use of assembler directives within them.

Condition Flags

This instruction does not change the flags.

Example

```
; Next 3 instructions are conditional
ITTE
      NE
ANDNE RO, RO, R1 ; ANDNE does not update condition flags
ADDSNE R2, R2, #1 ; ADDSNE updates condition flags
MOVEQ R2, R3
                  ; Conditional move
CMP
      R0, #9
                   ; Convert RO hex value (0 to 15) into ASCII
                   ; ('0'-'9', 'A'-'F')
ITE
                  ; Next 2 instructions are conditional
ADDGT R1, R0, #55 ; Convert 0xA -> 'A'
ADDLE R1, R0, \#48; Convert 0x0 \rightarrow 0
ΙT
                   ; IT block with only one conditional instruction
ADDGT R1, R1, #1 ; Increment R1 conditionally
                   ; Next 4 instructions are conditional
ITTEE EO
MOVEQ R0, R1
                  ; Conditional move
ADDEQ R2, R2, #10 ; Conditional add
ANDNE R3, R3, #1 ; Conditional AND
BNE.W dloop
                   ; Branch instruction can only be used in the last
                   ; instruction of an IT block
                   ; Next instruction is conditional
TТ
      NE
ADD
    RO, RO, R1 ; Syntax error: no condition code used in IT block
```

12.6.10.4TBB and TBH

Table Branch Byte and Table Branch Halfword.

Syntax

```
TBB [Rn, Rm]
TBH [Rn, Rm, LSL #1]
```

where:

Rnis the register containing the address of the table of branch lengths.

If Rn is PC, then the address of the table is the address of the byte immediately following the TBB or TBH instruction.



Rmis the index register. This contains an index into the table. For halfword tables, LSL #1 doubles the value in *Rm* to form the right offset into the table.

Operation

These instructions cause a PC-relative forward branch using a table of single byte offsets for TBB, or halfword offsets for TBH. *Rn* provides a pointer to the table, and *Rm* supplies an index into the table. For TBB the branch offset is twice the unsigned value of the byte returned from the table. and for TBH the branch offset is twice the unsigned value of the halfword returned from the table. The branch occurs to the address at that offset from the address of the byte immediately after the TBB or TBH instruction.

Restrictions

The restrictions are:

- Rn must not be SP
- Rm must not be SP and must not be PC
- When any of these instructions is used inside an IT block, it must be the last instruction of the IT block.

Condition Flags

These instructions do not change the flags.



Examples

```
ADR.W RO, BranchTable_Byte
    TBB [R0, R1]
                     ; R1 is the index, R0 is the base address of the
                       ; branch table
Case1
; an instruction sequence follows
; an instruction sequence follows
; an instruction sequence follows
BranchTable_Byte
   DCB
                             ; Casel offset calculation
          0
          ((Case2-Case1)/2) ; Case2 offset calculation
   DCB
          ((Case3-Case1)/2) ; Case3 offset calculation
    DCB
    TBH
          [PC, R1, LSL #1] ; R1 is the index, PC is used as base of the
                             ; branch table
BranchTable_H
   DCI
         ((CaseA - BranchTable_H)/2) ; CaseA offset calculation
          ((CaseB - BranchTable_H)/2) ; CaseB offset calculation
    DCI
         ((CaseC - BranchTable_H)/2) ; CaseC offset calculation
    DCI
CaseA
; an instruction sequence follows
; an instruction sequence follows
CaseC
; an instruction sequence follows
```

12.6.11 Miscellaneous Instructions

The table below shows the remaining Cortex-M4 instructions.

Table 12-27. Miscellaneous Instructions

Mnemonic	Description
BKPT	Breakpoint
CPSID	Change Processor State, Disable Interrupts
CPSIE	Change Processor State, Enable Interrupts
DMB	Data Memory Barrier
DSB	Data Synchronization Barrier
ISB	Instruction Synchronization Barrier
MRS	Move from special register to register
MSR	Move from register to special register
NOP	No Operation
SEV	Send Event
SVC	Supervisor Call
WFE	Wait For Event
WFI	Wait For Interrupt



12.6.11.1BKPT

Breakpoint.

Syntax

BKPT #imm

where:

immis an expression evaluating to an integer in the range 0-255 (8-bit value).

Operation

The BKPT instruction causes the processor to enter Debug state. Debug tools can use this to investigate system state when the instruction at a particular address is reached.

imm is ignored by the processor. If required, a debugger can use it to store additional information about the breakpoint.

The BKPT instruction can be placed inside an IT block, but it executes unconditionally, unaffected by the condition specified by the IT instruction.

Condition Flags

This instruction does not change the flags.

Examples

```
BKPT 0xAB ; Breakpoint with immediate value set to 0xAB (debugger can ; extract the immediate value by locating it using the PC)
```

Note: ARM does not recommend the use of the BKPT instruction with an immediate value set to 0xAB for any purpose other than Semi-hosting.

12.6.11.2CPS

Change Processor State.

Syntax

CPSeffect iflags

where:

effectis one of:

IE Clears the special purpose register.

ID Sets the special purpose register.

iflagsis a sequence of one or more flags:

i Set or clear PRIMASK.

f Set or clear FAULTMASK.

Operation

CPS changes the PRIMASK and FAULTMASK special register values. See "Exception Mask Registers" for more information about these registers.

Restrictions

The restrictions are:

• Use CPS only from privileged software, it has no effect if used in unprivileged software



CPS cannot be conditional and so must not be used inside an IT block.

Condition Flags

This instruction does not change the condition flags.

Examples

```
CPSID i ; Disable interrupts and configurable fault handlers (set PRIMASK)
CPSID f ; Disable interrupts and all fault handlers (set FAULTMASK)
CPSIE i ; Enable interrupts and configurable fault handlers (clear PRIMASK)
CPSIE f ; Enable interrupts and fault handlers (clear FAULTMASK)
```

12.6.11.3DMB

Data Memory Barrier.

Syntax

DMB{cond}

where:

condis an optional condition code, see "Conditional Execution".

Operation

DMB acts as a data memory barrier. It ensures that all explicit memory accesses that appear, in program order, before the DMB instruction are completed before any explicit memory accesses that appear, in program order, after the DMB instruction. DMB does not affect the ordering or execution of instructions that do not access memory.

Condition Flags

This instruction does not change the flags.

Examples

DMB ; Data Memory Barrier



12.6.11.4DSB

Data Synchronization Barrier.

Syntax

DSB{cond}

where:

condis an optional condition code, see "Conditional Execution".

Operation

DSB acts as a special data synchronization memory barrier. Instructions that come after the DSB, in program order, do not execute until the DSB instruction completes. The DSB instruction completes when all explicit memory accesses before it complete.

Condition Flags

This instruction does not change the flags.

Examples

DSB ; Data Synchronisation Barrier

12.6.11.5ISB

Instruction Synchronization Barrier.

Syntax

ISB{cond}

where:

condis an optional condition code, see "Conditional Execution".

Operation

ISB acts as an instruction synchronization barrier. It flushes the pipeline of the processor, so that all instructions following the ISB are fetched from cache or memory again, after the ISB instruction has been completed.

Condition Flags

This instruction does not change the flags.

Examples

ISB ; Instruction Synchronisation Barrier



12.6.11.6MRS

Move the contents of a special register to a general-purpose register.

Syntax

where:

condis an optional condition code, see "Conditional Execution".

Rdis the destination register.

spec_regcan be any of: APSR, IPSR, EPSR, IEPSR, IAPSR, EAPSR, PSR, MSP, PSP, PRIMASK, BASEPRI, BASEPRI_MAX, FAULTMASK, or CONTROL.

Operation

Use MRS in combination with MSR as part of a read-modify-write sequence for updating a PSR, for example to clear the Q flag.

In process swap code, the programmers model state of the process being swapped out must be saved, including relevant PSR contents. Similarly, the state of the process being swapped in must also be restored. These operations use MRS in the state-saving instruction sequence and MSR in the state-restoring instruction sequence.

Note: BASEPRI MAX is an alias of BASEPRI when used with the MRS instruction.

See "MSR".

Restrictions

Rd must not be SP and must not be PC.

Condition Flags

This instruction does not change the flags.

Examples

MRS RO, PRIMASK; Read PRIMASK value and write it to RO

12.6.11.7MSR

Move the contents of a general-purpose register into the specified special register.

Syntax

where:

condis an optional condition code, see "Conditional Execution" .

Rnis the source register.

spec_regcan be any of: APSR, IPSR, EPSR, IEPSR, IAPSR, EAPSR, PSR, MSP, PSP, PRIMASK, BASEPRI, BASEPRI_MAX, FAULTMASK, or CONTROL.



Operation

The register access operation in MSR depends on the privilege level. Unprivileged software can only access the APSR. See "Application Program Status Register". Privileged software can access all special registers.

In unprivileged software writes to unallocated or execution state bits in the PSR are ignored.

Note: When the user writes to BASEPRI MAX, the instruction writes to BASEPRI only if either:

Rn is non-zero and the current BASEPRI value is 0

Rn is non-zero and less than the current BASEPRI value.

See "MRS".

Restrictions

Rn must not be SP and must not be PC.

Condition Flags

This instruction updates the flags explicitly based on the value in Rn.

Examples

MSR CONTROL, R1; Read R1 value and write it to the CONTROL register

12.6.11.8NOP

No Operation.

Syntax

NOP { cond }

where:

condis an optional condition code, see "Conditional Execution".

Operation

NOP does nothing. NOP is not necessarily a time-consuming NOP. The processor might remove it from the pipeline before it reaches the execution stage.

Use NOP for padding, for example to place the following instruction on a 64-bit boundary.

Condition Flags

This instruction does not change the flags.

Examples

NOP ; No operation

12.6.11.9SEV

Send Event.

Syntax

SEV{cond}

where:

condis an optional condition code, see "Conditional Execution".

Operation

SEV is a hint instruction that causes an event to be signaled to all processors within a multiprocessor system. It also sets the local event register to 1, see "Power Management".

Condition Flags

This instruction does not change the flags.

Examples

SEV ; Send Event

12.6.11.10SVC

Supervisor Call.

Syntax

```
SVC{cond} #imm
```

where:

condis an optional condition code, see "Conditional Execution".

immis an expression evaluating to an integer in the range 0-255 (8-bit value).

Operation

The SVC instruction causes the SVC exception.

imm is ignored by the processor. If required, it can be retrieved by the exception handler to determine what service is being requested.

Condition Flags

This instruction does not change the flags.

Examples

```
SVC 0x32; Supervisor Call (SVC handler can extract the immediate value; by locating it via the stacked PC)
```



12.6.11.11WFE

Wait For Event.

Syntax

WFE { cond }

where:

condis an optional condition code, see "Conditional Execution".

Operation

WFE is a hint instruction.

If the event register is 0, WFE suspends execution until one of the following events occurs:

- An exception, unless masked by the exception mask registers or the current priority level
- An exception enters the Pending state, if SEVONPEND in the System Control Register is set
- A Debug Entry request, if Debug is enabled
- An event signaled by a peripheral or another processor in a multiprocessor system using the SEV instruction.

If the event register is 1, WFE clears it to 0 and returns immediately.

For more information, see "Power Management".

Condition Flags

This instruction does not change the flags.

Examples

```
WFE ; Wait for event
```

12.6.11.12WFI

Wait for Interrupt.

Syntax

WFI {cond}

where:

condis an optional condition code, see "Conditional Execution".

Operation

WFI is a hint instruction that suspends execution until one of the following events occurs:

- An exception
- A Debug Entry request, regardless of whether Debug is enabled.

Condition Flags

This instruction does not change the flags.

Examples

```
WFI ; Wait for interrupt
```



12.7 Cortex-M4 Core Peripherals

12.7.1 Peripherals

- Nested Vectored Interrupt Controller (NVIC)
 The Nested Vectored Interrupt Controller (NVIC) is an embedded interrupt controller that supports low latency interrupt processing. See Section 12.8 "Nested Vectored Interrupt Controller (NVIC)"
- System Control Block (SCB)
 The System Control Block (SCB) is the programmers model interface to the processor. It provides system implementation information and system control, including configuration, control, and reporting of system exceptions. See Section 12.9 "System Control Block (SCB)"
- System Timer (SysTick)
 The System Timer, SysTick, is a 24-bit count-down timer. Use this as a Real Time Operating System (RTOS) tick timer or as a simple counter. See Section 12.10 "System Timer (SysTick)"
- Memory Protection Unit (MPU)
 The Memory Protection Unit (MPU) improves system reliability by defining the memory attributes for different memory regions. It provides up to eight different regions, and an optional predefined background region.
 See Section 12.11 "Memory Protection Unit (MPU)"

12.7.2

Address Map

The address map of the Private peripheral bus (PPB) is:

Table 12-28. Core Peripheral Register Regions

Address	Core Peripheral
0xE000E008-0xE000E00F	System Control Block
0xE000E010-0xE000E01F	System Timer
0xE000E100-0xE000E4EF	Nested Vectored Interrupt Controller
0xE000ED00-0xE000ED3F	System control block
0xE000ED90-0xE000EDB8	Memory Protection Unit
0xE000EF00-0xE000EF03	Nested Vectored Interrupt Controller

In register descriptions:

- The required privilege gives the privilege level required to access the register, as follows:
 - Privileged: Only privileged software can access the register.
 - Unprivileged: Both unprivileged and privileged software can access the register.



12.8 Nested Vectored Interrupt Controller (NVIC)

This section describes the NVIC and the registers it uses. The NVIC supports:

- Up to 35 interrupts.
- A programmable priority level of 0–15 for each interrupt. A higher level corresponds to a lower priority, so level 0 is the highest interrupt priority.
- Level detection of interrupt signals.
- Dynamic reprioritization of interrupts.
- Grouping of priority values into group priority and subpriority fields.
- Interrupt tail-chaining.
- An external Non-maskable interrupt (NMI)

The processor automatically stacks its state on exception entry and unstacks this state on exception exit, with no instruction overhead. This provides low latency exception handling.

12.8.1 Level-sensitive Interrupts

The processor supports level-sensitive interrupts. A level-sensitive interrupt is held asserted until the peripheral deasserts the interrupt signal. Typically, this happens because the ISR accesses the peripheral, causing it to clear the interrupt request.

When the processor enters the ISR, it automatically removes the pending state from the interrupt (see "Hardware and Software Control of Interrupts"). For a level-sensitive interrupt, if the signal is not deasserted before the processor returns from the ISR, the interrupt becomes pending again, and the processor must execute its ISR again. This means that the peripheral can hold the interrupt signal asserted until it no longer requires servicing.

12.8.1.1 Hardware and Software Control of Interrupts

The Cortex-M4 latches all interrupts. A peripheral interrupt becomes pending for one of the following reasons:

- The NVIC detects that the interrupt signal is HIGH and the interrupt is not active
- The NVIC detects a rising edge on the interrupt signal
- A software writes to the corresponding interrupt set-pending register bit, see "Interrupt Set-pending Registers", or to the NVIC_STIR to make an interrupt pending, see "Software Trigger Interrupt Register".

A pending interrupt remains pending until one of the following:

- The processor enters the ISR for the interrupt. This changes the state of the interrupt from pending to active. Then:
 - For a level-sensitive interrupt, when the processor returns from the ISR, the NVIC samples the
 interrupt signal. If the signal is asserted, the state of the interrupt changes to pending, which might
 cause the processor to immediately re-enter the ISR. Otherwise, the state of the interrupt changes to
 inactive.
- Software writes to the corresponding interrupt clear-pending register bit.
 For a level-sensitive interrupt, if the interrupt signal is still asserted, the state of the interrupt does not change. Otherwise, the state of the interrupt changes to inactive.

12.8.2 NVIC Design Hints and Tips

Ensure that the software uses correctly aligned register accesses. The processor does not support unaligned accesses to NVIC registers. See the individual register descriptions for the supported access sizes.

A interrupt can enter a pending state even if it is disabled. Disabling an interrupt only prevents the processor from taking that interrupt.



Before programming SCB_VTOR to relocate the vector table, ensure that the vector table entries of the new vector table are set up for fault handlers, NMI and all enabled exception like interrupts. For more information, see the "Vector Table Offset Register".

12.8.2.1 NVIC Programming Hints

The software uses the CPSIE I and CPSID I instructions to enable and disable the interrupts. The CMSIS provides the following intrinsic functions for these instructions:

void __disable_irq(void) // Disable Interrupts

void __enable_irq(void) // Enable Interrupts

In addition, the CMSIS provides a number of functions for NVIC control, including:

Table 12-29. CMSIS Functions for NVIC Control

CMSIS Interrupt Control Function	Description
void NVIC_SetPriorityGrouping(uint32_t priority_grouping)	Set the priority grouping
void NVIC_EnableIRQ(IRQn_t IRQn)	Enable IRQn
void NVIC_DisableIRQ(IRQn_t IRQn)	Disable IRQn
uint32_t NVIC_GetPendingIRQ (IRQn_t IRQn)	Return true (IRQ-Number) if IRQn is pending
void NVIC_SetPendingIRQ (IRQn_t IRQn)	Set IRQn pending
void NVIC_ClearPendingIRQ (IRQn_t IRQn)	Clear IRQn pending status
uint32_t NVIC_GetActive (IRQn_t IRQn)	Return the IRQ number of the active interrupt
void NVIC_SetPriority (IRQn_t IRQn, uint32_t priority)	Set priority for IRQn
uint32_t NVIC_GetPriority (IRQn_t IRQn)	Read priority of IRQn
void NVIC_SystemReset (void)	Reset the system

The input parameter IRQn is the IRQ number. For more information about these functions, see the CMSIS documentation.

To improve software efficiency, the CMSIS simplifies the NVIC register presentation. In the CMSIS:

- The Set-enable, Clear-enable, Set-pending, Clear-pending and Active Bit registers map to arrays of 32-bit integers, so that:
 - The array ISER[0] to ISER[1] corresponds to the registers ISER0–ISER1
 - The array ICER[0] to ICER[1] corresponds to the registers ICER0–ICER1
 - The array ISPR[0] to ISPR[1] corresponds to the registers ISPR0–ISPR1
 - The array ICPR[0] to ICPR[1] corresponds to the registers ICPR0–ICPR1
 - The array IABR[0] to IABR[1] corresponds to the registers IABR0–IABR1
- The Interrupt Priority Registers (IPR0–IPR8) provide an 8-bit priority field for each interrupt and each register holds four priority fields.



The CMSIS provides thread-safe code that gives atomic access to the Interrupt Priority Registers. Table 12-30 shows how the interrupts, or IRQ numbers, map onto the interrupt registers and corresponding CMSIS variables that have one bit per interrupt.

Table 12-30. Mapping of Interrupts to the Interrupt Variables

	CMSIS Array Elements (1)									
Interrupts	Set-enable	able Clear-enable Set-pending Clear-pending			Active Bit					
0–31	ISER[0]	ICER[0]	ISPR[0]	ICPR[0]	IABR[0]					
32–35	ISER[1]	ICER[1]	ISPR[1]	ICPR[1]	IABR[1]					

Note: 1. Each array element corresponds to a single NVIC register, for example the ICER[0] element corresponds to the ICER0.

12.8.3 Nested Vectored Interrupt Controller (NVIC) User Interface

Table 12-31. Nested Vectored Interrupt Controller (NVIC) Register Mapping

Offset	Register	Name	Access	Reset
0xE000E100	Interrupt Set-enable Register 0	NVIC_ISER0	Read/Write	0x00000000
0xE000E11C	Interrupt Set-enable Register 7	NVIC_ISER7	Read/Write	0x00000000
0XE000E180	Interrupt Clear-enable Register 0	NVIC_ICER0	Read/Write	0x00000000
0xE000E19C	Interrupt Clear-enable Register 7	NVIC_ICER7	Read/Write	0x00000000
0XE000E200	Interrupt Set-pending Register 0	NVIC_ISPR0	Read/Write	0x00000000
0xE000E21C	Interrupt Set-pending Register 7	NVIC_ISPR7	Read/Write	0x00000000
0XE000E280	Interrupt Clear-pending Register 0	NVIC_ICPR0	Read/Write	0x00000000
0xE000E29C	Interrupt Clear-pending Register 7	NVIC_ICPR7	Read/Write	0x00000000
0xE000E300	Interrupt Active Bit Register 0	NVIC_IABR0	Read/Write	0x00000000
0xE000E31C	Interrupt Active Bit Register 7	NVIC_IABR7	Read/Write	0x00000000
0xE000E400	Interrupt Priority Register 0	NVIC_IPR0	Read/Write	0x00000000
0xE000E420	Interrupt Priority Register 8	NVIC_IPR8	Read/Write	0x00000000
0xE000EF00	Software Trigger Interrupt Register	NVIC_STIR	Write-only	0x00000000



12.8.3.1 Interrupt Set-enable Registers

Name: NVIC_ISERx [x=0..7]

Access: Read /Write **Reset:** 0x00 0000000

31	30	29	28	27	26	25	24					
	SETENA											
23	22	21	20	19	18	17	16					
			SET	ENA								
15	14	13	12	11	10	9	8					
			SET	ENA								
7	6	5	4	3	2	1	0					
			SET	ENA								

These registers enable interrupts and show which interrupts are enabled.

• SETENA: Interrupt Set-enable

Write:

0: No effect.

1: Enables the interrupt.

Read:

0: Interrupt disabled.

1: Interrupt enabled.

Notes: 1. If a pending interrupt is enabled, the NVIC activates the interrupt based on its priority.

2. If an interrupt is not enabled, asserting its interrupt signal changes the interrupt state to pending, the NVIC never activates the interrupt, regardless of its priority.

12.8.3.2 Interrupt Clear-enable Registers

Name: NVIC_ICERx [x=0..7]

Access: Read /Write
Reset: 0x00 0000000

31	30	29	28	27	26	25	24					
	CLRENA											
23	22	21	20	19	18	17	16					
			CLR	ENA								
15	14	13	12	11	10	9	8					
			CLR	ENA								
7	6	5	4	3	2	1	0					
	_		CLR	ENA		_						

These registers disable interrupts, and show which interrupts are enabled.

• CLRENA: Interrupt Clear-enable

Write:

0: No effect.

1: Disables the interrupt.

Read:

0: Interrupt disabled.

1: Interrupt enabled.



12.8.3.3 Interrupt Set-pending Registers

Name: NVIC_ISPRx [x=0..7]

Access: Read /Write
Reset: 0x00 0000000

31	30	29	28	27	26	25	24					
	SETPEND											
23	23 22 21 20 19 18 17 16											
			SETF	PEND								
15	14	13	12	11	10	9	8					
			SETF	PEND								
7	6	5	4	3	2	1	0					
			SETF	PEND								

These registers force interrupts into the pending state, and show which interrupts are pending.

• SETPEND: Interrupt Set-pending

Write:

0: No effect.

1: Changes the interrupt state to pending.

Read:

0: Interrupt is not pending.

1: Interrupt is pending.

Notes: 1. Writing a 1 to an ISPR bit corresponding to an interrupt that is pending has no effect.

2. Writing a 1 to an ISPR bit corresponding to a disabled interrupt sets the state of that interrupt to pending.

12.8.3.4 Interrupt Clear-pending Registers

Name: NVIC_ICPRx [x=0..7]

Access: Read /Write **Reset:** 0x00 0000000

31	30	29	28	27	26	25	24					
	CLRPEND											
23	22	21	20	19	18	17	16					
			CLRF	PEND								
15	14	13	12	11	10	9	8					
			CLRF	PEND								
7	6	5	4	3	2	1	0					
			CLRF	PEND								

These registers remove the pending state from interrupts, and show which interrupts are pending.

• CLRPEND: Interrupt Clear-pending

Write:

0: No effect.

1: Removes the pending state from an interrupt.

Read:

0: Interrupt is not pending.

1: Interrupt is pending.

Note: Writing a 1 to an ICPR bit does not affect the active state of the corresponding interrupt.



12.8.3.5 Interrupt Active Bit Registers

Name: NVIC_IABRx [x=0..7]

 Access: Read
 /Write

 Reset: 0x00
 0000000

31	30	29	28	27	26	25	24					
	ACTIVE											
23	22	21	20	19	18	17	16					
			AC1	ΓΙVE								
15	14	13	12	11	10	9	8					
			AC1	ΓΙVE								
7	6	5	4	3	2	1	0					
			AC1	ΓIVE								

These registers indicate which interrupts are active.

• ACTIVE: Interrupt Active Flags

0: Interrupt is not active.

1: Interrupt is active.

Note: A bit reads as one if the status of the corresponding interrupt is active, or active and pending.

12.8.3.6 Interrupt Priority Registers

Name: NVIC_IPRx [x=0..8]

Access: Read /Write Reset: 0x00 0000000

31	30	29	28	27	26	25	24					
	PRI3											
23	22	21	20	19	18	17	16					
			PF	RI2								
15	14	13	12	11	10	9	8					
			PF	RI1								
7	6	5	4	3	2	1	0					
			PF	RIO								

The NVIC IPR0-NVIC IPR8 registers provide a 8-bit priority field for each interrupt. These registers are byte-accessible. Each register holds four priority fields that map up to four elements in the CMSIS interrupt priority array IP[0] to IP[34].

• PRI3: Priority (4m+3)

Priority, Byte Offset 3, refers to register bits [31:24].

• PRI2: Priority (4m+2)

Priority, Byte Offset 2, refers to register bits [23:16].

• PRI1: Priority (4m+1)

Priority, Byte Offset 1, refers to register bits [15:8].

PRI0: Priority (4m)

Priority, Byte Offset 0, refers to register bits [7:0].

- Notes: 1. Each priority field holds a priority value, 0–15. The lower the value, the greater the priority of the corresponding interrupt. The processor implements only bits[7:4] of each field; bits[3:0] read as zero and ignore writes.
 - 2. For more information about the IP[0] to IP[34] interrupt priority array, that provides the software view of the interrupt priorities, see Table 12-29, "CMSIS Functions for NVIC Control".
 - 3. The corresponding IPR number n is given by n = m DIV 4.
 - 4. The byte offset of the required Priority field in this register is *m* MOD 4.



12.8.3.7 Software Trigger Interrupt Register

Name: NVIC_STIR
Access: W rite-only
Reset: 0x00 0000000

Nesel. UXUU	0000000						
31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	-	_	_	_	_	Ī	_
15	14	13	12	11	10	9	8
_	_	-	_	_	_	-	INTID
7	6	5	4	3	2	1	0
			IN.	TID			

Write to this register to generate an interrupt from the software.

• INTID: Interrupt ID

Interrupt ID of the interrupt to trigger, in the range 0–239. For example, a value of 0x03 specifies interrupt IRQ3.

12.9 System Control Block (SCB)

The System Control Block (SCB) provides system implementation information, and system control. This includes configuration, control, and reporting of the system exceptions.

Ensure that the software uses aligned accesses of the correct size to access the system control block registers:

- Except for the SCB_CFSR and SCB_SHPR1-SCB_SHPR3 registers, it must use aligned word accesses
- For the SCB_CFSR and SCB_SHPR1-SCB_SHPR3 registers, it can use byte or aligned halfword or word accesses.

The processor does not support unaligned accesses to system control block registers.

In a fault handler, to determine the true faulting address:

- 1. Read and save the MMFAR or SCB_BFAR value.
- 2. Read the MMARVALID bit in the MMFSR subregister, or the BFARVALID bit in the BFSR subregister. The SCB_MMFAR or SCB_BFAR address is valid only if this bit is 1.

The software must follow this sequence because another higher priority exception might change the SCB_MMFAR or SCB_BFAR value. For example, if a higher priority handler preempts the current fault handler, the other fault might change the SCB_MMFAR or SCB_BFAR value.



12.9.1 System Control Block (SCB) User Interface

Table 12-32. System Control Block (SCB) Register Mapping

Offset	Register	Name	Access	Reset
0xE000E008	Auxiliary Control Register	SCB_ACTLR	Read/Write	0x00000000
0xE000ED00	CPUID Base Register	SCB_CPUID	Read-only	0x410FC240
0xE000ED04	Interrupt Control and State Register	SCB_ICSR	Read/Write ⁽¹⁾	0x00000000
0xE000ED08	Vector Table Offset Register	SCB_VTOR	Read/Write	0x00000000
0xE000ED0C	Application Interrupt and Reset Control Register	SCB_AIRCR	Read/Write	0xFA050000
0xE000ED10	System Control Register	SCB_SCR	Read/Write	0x00000000
0xE000ED14	Configuration and Control Register	SCB_CCR	Read/Write	0x00000200
0xE000ED18	System Handler Priority Register 1	SCB_SHPR1	Read/Write	0x00000000
0xE000ED1C	System Handler Priority Register 2	SCB_SHPR2	Read/Write	0x00000000
0xE000ED20	System Handler Priority Register 3	SCB_SHPR3	Read/Write	0x00000000
0xE000ED24	System Handler Control and State Register	SCB_SHCSR	Read/Write	0x00000000
0xE000ED28	Configurable Fault Status Register	SCB_CFSR ⁽²⁾	Read/Write	0x00000000
0xE000ED2C	HardFault Status Register	SCB_HFSR	Read/Write	0x00000000
0xE000ED34	MemManage Fault Address Register	SCB_MMFAR	Read/Write	Unknown
0xE000ED38	BusFault Address Register	SCB_BFAR	Read/Write	Unknown
0xE000ED3C	Auxiliary Fault Status Register	SCB_AFSR	Read/Write	0x00000000

Notes: 1. See the register description for more information.

^{2.} This register contains the subregisters: "MMFSR: Memory Management Fault Status Subregister" (0xE000ED28 - 8 bits), "BFSR: Bus Fault Status Subregister" (0xE000ED29 - 8 bits), "UFSR: Usage Fault Status Subregister" (0xE000ED2A - 16 bits).

12.9.1.1 Auxiliary Control Register

Name: SCB_ACTLR
Access: Read /Write
Reset: 0x00 0000000

Reset: UXUU	0000000						
31	30	29	28	27	26	25	24
23	22	21	20	19	18	17	16
			_	•			
15	14	13	12	11	10	9	8
			_			DISOOFP	DISFPCA
7	6	5	4	3	2	1	0
,	<u> </u>			<u> </u>	DISFOLD	DISDEFWBUF	DISMCYCINT
L					I .		

The SCB ACTLR provides disable bits for the following processor functions:

- IT folding
- Write buffer use for accesses to the default memory map
- Interruption of multi-cycle instructions.

By default, this register is set to provide optimum performance from the Cortex-M4 processor, and does not normally require modification.

• DISOOFP: Disable Out Of Order Floating Point

Disables floating point instructions that complete out of order with respect to integer instructions.

DISFPCA: Disable FPCA

Disables an automatic update of CONTROL.FPCA.

• DISFOLD: Disable Folding

When set to 1, disables the IT folding.

Note: In some situations, the processor can start executing the first instruction in an IT block while it is still executing the IT instruction. This behavior is called IT folding, and it improves the performance. However, IT folding can cause jitter in looping. If a task must avoid jitter, set the DISFOLD bit to 1 before executing the task, to disable the IT folding.

• DISDEFWBUF: Disable Default Write Buffer

When set to 1, it disables the write buffer use during default memory map accesses. This causes BusFault to be precise but decreases the performance, as any store to memory must complete before the processor can execute the next instruction.

This bit only affects write buffers implemented in the Cortex-M4 processor.

• DISMCYCINT: Disable Multiple Cycle Interruption

When set to 1, it disables the interruption of load multiple and store multiple instructions. This increases the interrupt latency of the processor, as any LDM or STM must complete before the processor can stack the current state and enter the interrupt handler.



12.9.1.2 CPUID Base Register

Name: SCB_CPUID
Access: Read /Write
Reset: 0x00 0000000

31	30	29	28	27	26	25	24			
	Implementer									
23	22	21	20	19	18	17	16			
	Var	iant		Constant						
15	14	13	12	11	10	9	8			
	PartNo									
7	6	5	4	3	2	1	0			
	PartNo				Revi	ision				

The SCB_CPUID register contains the processor part number, version, and implementation information.

• Implementer: Implementer Code

0x41: ARM.

• Variant: Variant Number

It is the r value in the rnpn product revision identifier:

0x0: Revision 0.

· Constant: Reads as 0xF

Reads as 0xF.

PartNo: Part Number of the Processor

0xC24 = Cortex-M4.

• Revision: Revision Number

It is the p value in the rnpn product revision identifier:

0x0: Patch 0.

12.9.1.3 Interrupt Control and State Register

 Name:
 SCB_ICSR

 Access:
 Read
 /Write

 Reset:
 0x00
 0000000

31	30	29	28	27	26	25	24
NMIPENDSET	_		PENDSVSET	PENDSVCLR	PENDSTSET	PENDSTCLR	_
23	22	21	20	19	18	17	16
_	ISRPENDING			VECTP	ENDING		
15	14	13	12	11	10	9	8
	VECTPE	NDING		RETTOBASE	-	_	VECTACTIVE
7	6	5	4	3	2	1	0
VECTACTIVE							

The SCB_ICSR provides a set-pending bit for the Non-Maskable Interrupt (NMI) exception, and set-pending and clear-pending bits for the PendSV and SysTick exceptions.

It indicates:

- The exception number of the exception being processed, and whether there are preempted active exceptions,
- The exception number of the highest priority pending exception, and whether any interrupts are pending.

NMIPENDSET: NMI Set-pending

Write:

PendSV set-pending bit.

Write:

0: No effect.

1: Changes NMI exception state to pending.

Read:

0: NMI exception is not pending.

1: NMI exception is pending.

As NMI is the highest-priority exception, the processor normally enters the NMI exception handler as soon as it registers a write of 1 to this bit. Entering the handler clears this bit to 0. A read of this bit by the NMI exception handler returns 1 only if the NMI signal is reasserted while the processor is executing that handler.

PENDSVSET: PendSV Set-pending

Write:

0: No effect.

1: Changes PendSV exception state to pending.

Read:

0: PendSV exception is not pending.

1: PendSV exception is pending.

Writing a 1 to this bit is the only way to set the PendSV exception state to pending.



• PENDSVCLR: PendSV Clear-pending

Write:

0: No effect.

1: Removes the pending state from the PendSV exception.

PENDSTSET: SysTick Exception Set-pending

Write:

0: No effect.

1: Changes SysTick exception state to pending.

Read:

0: SysTick exception is not pending.

1: SysTick exception is pending.

• PENDSTCLR: SysTick Exception Clear-pending

Write:

0: No effect.

1: Removes the pending state from the SysTick exception.

This bit is Write-only. On a register read, its value is Unknown.

ISRPENDING: Interrupt Pending Flag (Excluding NMI and Faults)

0: Interrupt not pending.

1: Interrupt pending.

VECTPENDING: Exception Number of the Highest Priority Pending Enabled Exception

0: No pending exceptions.

Nonzero: The exception number of the highest priority pending enabled exception.

The value indicated by this field includes the effect of the BASEPRI and FAULTMASK registers, but not any effect of the PRIMASK register.

RETTOBASE: Preempted Active Exceptions Present or Not

0: There are preempted active exceptions to execute.

1: There are no active exceptions, or the currently-executing exception is the only active exception.

VECTACTIVE: Active Exception Number Contained

0: Thread mode.

Nonzero: The exception number of the currently active exception. The value is the same as IPSR bits [8:0]. See "Interrupt Program Status Register".

Subtract 16 from this value to obtain the IRQ number required to index into the Interrupt Clear-Enable, Set-Enable, Clear-Pending, Set-Pending, or Priority Registers, see "Interrupt Program Status Register".

Note: When the user writes to the SCB ICSR, the effect is unpredictable if:

- Writing a 1 to the PENDSVSET bit and writing a 1 to the PENDSVCLR bit
- Writing a 1 to the PENDSTSET bit and writing a 1 to the PENDSTCLR bit.



12.9.1.4 Vector Table Offset Register

Name: SCB_VTOR
Access: Read /Write
Reset: 0x00 0000000

31	30	29	28	27	26	25	24
			TBL	OFF			
23	22	21	20	19	18	17	16
			TBL	OFF			
15	14	13	12	11	10	9	8
			TBL	OFF			
7	6	5	4	3	2	1	0
TBLOFF	•			_			

The SCB_VTOR indicates the offset of the vector table base address from memory address 0x00000000.

• TBLOFF: Vector Table Base Offset

It contains bits [29:7] of the offset of the table base from the bottom of the memory map.

Bit [29] determines whether the vector table is in the code or SRAM memory region:

0: Code.

1: SRAM.

It is sometimes called the TBLBASE bit.

Note: When setting TBLOFF, the offset must be aligned to the number of exception entries in the vector table. Configure the next statement to give the information required for your implementation; the statement reminds the user of how to determine the alignment requirement. The minimum alignment is 32 words, enough for up to 16 interrupts. For more interrupts, adjust the alignment by rounding up to the next power of two. For example, if 21 interrupts are required, the alignment must be on a 64-word boundary because the required table size is 37 words, and the next power of two is 64.

Table alignment requirements mean that bits[6:0] of the table offset are always zero.



12.9.1.5 Application Interrupt and Reset Control Register

Name: SCB_AIRCR
Access: Read /Write
Reset: 0x00 0000000

31	30	29	28	27	26	25	24
			VECTKEYST	AT/VECTKEY			
23	22	21	20	19	18	17	16
			VECTKEYST	AT/VECTKEY			
15	14	13	12	11	10	9	8
ENDIANNESS			_			PRIGROUP	
7	6	5	4	3	2	1	0
		_			SYSRESETREQ	VECTCLRACTI VE	VECTRESET

The SCB_AIRCR provides priority grouping control for the exception model, endian status for data accesses, and reset control of the system. To write to this register, write 0x5FA to the VECTKEY field, otherwise the processor ignores the write.

VECTKEYSTAT: Register Key

Read:

Reads as 0xFA05.

• VECTKEY: Register Key

Write:

Writes 0x5FA to VECTKEY, otherwise the write is ignored.

ENDIANNESS: Data Endianness

0: Little-endian.

1: Big-endian.

• PRIGROUP: Interrupt Priority Grouping

This field determines the split of group priority from subpriority. It shows the position of the binary point that splits the PRI_n fields in the Interrupt Priority Registers into separate *group priority* and *subpriority* fields. The table below shows how the PRIGROUP value controls this split.

	Interru	pt Priority Level Value, F	Number of		
PRIGROUP	Binary Point ⁽¹⁾	Group Priority Bits	Subpriority Bits	Group Priorities	Subpriorities
0b000	bxxxxxxx.y	[7:1]	None	128	2
0b001	bxxxxxx.yy	[7:2]	[4:0]	64	4
0b010	bxxxxx.yyy	[7:3]	[4:0]	32	8
0b011	bxxxx.yyyy	[7:4]	[4:0]	16	16
0b100	bxxx.yyyyy	[7:5]	[4:0]	8	32

	Interrup	t Priority Level Value, F	Number of			
PRIGROUP	Binary Point ⁽¹⁾ Group Priority Bits		Subpriority Bits	Group Priorities	Subpriorities	
0b101	bxx.yyyyyy	[7:6]	[5:0]	4	64	
0b110	bx.yyyyyyy	[7]	[6:0]	2	128	
0b111	b.yyyyyyy	None	[7:0]	1	256	

Note: 1. PRI_n[7:0] field showing the binary point. x denotes a group priority field bit, and y denotes a subpriority field bit. Determining preemption of an exception uses only the group priority field.

• SYSRESETREQ: System Reset Request

0: No system reset request.

1: Asserts a signal to the outer system that requests a reset.

This is intended to force a large system reset of all major components except for debug. This bit reads as 0.

• VECTCLRACTIVE: Reserved for Debug use

This bit reads as 0. When writing to the register, write a 0 to this bit, otherwise the behavior is unpredictable.

• VECTRESET: Reserved for Debug use

This bit reads as 0. When writing to the register, write a 0 to this bit, otherwise the behavior is unpredictable.



12.9.1.6 System Control Register

Name: SCB_SCR
Access: Read /Write
Reset: 0x00 0000000

Moodi. oxoo	000000						
31	30	29	28	27	26	25	24
23	22	21	20	19	18	17	16
			_				
15	14	13	12	11	10	9	8
			_				
7	6	5	4	3	2	1	0
	_		SEVONPEND	_	SLEEPDEEP	SLEEPONEXIT	_

• SEVONPEND: Send Event on Pending Bit

- 0: Only enabled interrupts or events can wake up the processor; disabled interrupts are excluded.
- 1: Enabled events and all interrupts, including disabled interrupts, can wake up the processor.

When an event or an interrupt enters the pending state, the event signal wakes up the processor from WFE. If the processor is not waiting for an event, the event is registered and affects the next WFE.

The processor also wakes up on execution of an SEV instruction or an external event.

• SLEEPDEEP: Sleep or Deep Sleep

Controls whether the processor uses sleep or deep sleep as its low power mode:

0: Sleep.

1: Deep sleep.

• SLEEPONEXIT: Sleep-on-exit

Indicates sleep-on-exit when returning from the Handler mode to the Thread mode:

- 0: Do not sleep when returning to Thread mode.
- 1: Enter sleep, or deep sleep, on return from an ISR.

Setting this bit to 1 enables an interrupt-driven application to avoid returning to an empty main application.

12.9.1.7 Configuration and Control Register

 Name:
 SCB_CCR

 Access:
 Read
 /Write

 Reset:
 0x00
 0000000

30	29	28	27	26	25	24
			_			
22	21	20	19	18	17	16
			_			
14	13	12	11	10	9	8
		_			STKALIGN	BFHFNMIGN
6	E	4	2	2	4	0
0	5	4	ა	2	l	<u> </u>
_		DIV_0_TRP	UNALIGN_TRP	_	USERSETMPE ND	NONBASETHR DENA
	22	22 21 14 13	22 21 20 14 13 12 - 6 5 4	- 22 21 20 19 - 14 13 12 11 - 6 5 4 3	- 22 21 20 19 18	22 21 20 19 18 17

The SCB_CCR controls the entry to the Thread mode and enables the handlers for NMI, hard fault and faults escalated by FAULTMASK to ignore BusFaults. It also enables the division by zero and unaligned access trapping, and the access to the NVIC_STIR by unprivileged software (see "Software Trigger Interrupt Register").

STKALIGN: Stack Alignment

Indicates the stack alignment on exception entry:

0: 4-byte aligned.

1: 8-byte aligned.

On exception entry, the processor uses bit [9] of the stacked PSR to indicate the stack alignment. On return from the exception, it uses this stacked bit to restore the correct stack alignment.

BFHFNMIGN: Bus Faults Ignored

Enables handlers with priority -1 or -2 to ignore data bus faults caused by load and store instructions. This applies to the hard fault and FAULTMASK escalated handlers:

- 0: Data bus faults caused by load and store instructions cause a lock-up.
- 1: Handlers running at priority -1 and -2 ignore data bus faults caused by load and store instructions.

Set this bit to 1 only when the handler and its data are in absolutely safe memory. The normal use of this bit is to probe system devices and bridges to detect control path problems and fix them.

DIV 0 TRP: Division by Zero Trap

Enables faulting or halting when the processor executes an SDIV or UDIV instruction with a divisor of 0:

- 0: Do not trap divide by 0.
- 1: Trap divide by 0.

When this bit is set to 0, a divide by zero returns a quotient of 0.

UNALIGN_TRP: Unaligned Access Trap

Enables unaligned access traps:

- 0: Do not trap unaligned halfword and word accesses.
- 1: Trap unaligned halfword and word accesses.



If this bit is set to 1, an unaligned access generates a usage fault.

Unaligned LDM, STM, LDRD, and STRD instructions always fault irrespective of whether UNALIGN_TRP is set to 1.

• USERSETMPEND: Unprivileged Software Access

Enables unprivileged software access to the NVIC_STIR, see "Software Trigger Interrupt Register":

- 0: Disable.
- 1: Enable.

• NONBASETHRDENA: Thread Mode Enable

Indicates how the processor enters Thread mode:

- 0: The processor can enter the Thread mode only when no exception is active.
- 1: The processor can enter the Thread mode from any level under the control of an EXC_RETURN value, see "Exception Return".



12.9.1.8 System Handler Priority Registers

The SCB_SHPR1–SCB_SHPR3 registers set the priority level, 0 to 15 of the exception handlers that have configurable priority. They are byte-accessible.

The system fault handlers and the priority field and register for each handler are:

Table 12-33. System Fault Handler Priority Fields

Handler	Field	Register Description
Memory management fault (MemManage)	PRI_4	
Bus fault (BusFault)	PRI_5	System Handler Priority Register 1
Usage fault (UsageFault)	PRI_6	
SVCall	PRI_11	System Handler Priority Register 2
PendSV	PRI_14	Custom Handler Drievity Desigtor 2
SysTick	PRI_15	System Handler Priority Register 3

Each PRI_N field is 8 bits wide, but the processor implements only bits [7:4] of each field, and bits [3:0] read as zero and ignore writes.



12.9.1.9 System Handler Priority Register 1

Name: SCB_SHPR1
Access: Read /Write
Reset: 0x00 0000000

31	30	29	28	27	26	25	24			
			-	-						
23	22	21	20	19	18	17	16			
PRI_6										
15	14	13	12	11	10	9	8			
	PRI_5									
7	6	5	4	3	2	1	0			
	PRI_4									

• PRI_6: Priority

Priority of system handler 6, UsageFault.

• PRI_5: Priority

Priority of system handler 5, BusFault.

• PRI_4: Priority

Priority of system handler 4, MemManage.

12.9.1.10System Handler Priority Register 2

Name: SCB_SHPR2
Access: Read /Write
Reset: 0x00 0000000

31	30	29	28	27	26	25	24		
	PRI_11								
23	22	21	20	19	18	17	16		
			-	_					
15	14	13	12	11	10	9	8		
			-	_					
7	6	5	4	3	2	1	0		
			-	-					

• PRI_11: Priority

Priority of system handler 11, SVCall.



12.9.1.11System Handler Priority Register 3

Name: SCB_SHPR3 /Write Access: Read Reset: 0x00 0000000

31	30	29	28	27	26	25	24		
	PRI_15								
23	22	21	20	19	18	17	16		
	PRI_14								
15	14	13	12	11	10	9	8		
			-	_					
7	6	5	4	3	2	1	0		
			-	_					

• PRI_15: Priority

Priority of system handler 15, SysTick exception.

• PRI_14: Priority

Priority of system handler 14, PendSV.

12.9.1.12System Handler Control and State Register

Name: SCB_SHCSR
Access: Read /Write
Reset: 0x00 0000000

31 30 29 28 27 26 25 24	Reset: 0x00	0000000						
15 14 13 12 11 10 9 8 SVCALLPENDE BUSFAULTPEN MEMFAULTPEN USGFAULTPEN DED DED SYSTICKACT PENDSVACT - MONITORACT	31	30	29	28	27	26	25	24
15 14 13 12 11 10 9 8 SVCALLPENDE BUSFAULTPEN MEMFAULTPEN USGFAULTPEN DED DED SYSTICKACT PENDSVACT - MONITORACT					-			
15 14 13 12 11 10 9 8 SVCALLPENDE BUSFAULTPEN MEMFAULTPEN USGFAULTPEN DED DED SYSTICKACT PENDSVACT - MONITORACT	23	22	21	20	19	18	17	16
SVCALLPENDE BUSFAULTPEN MEMFAULTPEN USGFAULTPEN SYSTICKACT PENDSVACT - MONITORACT DED DED			_			USGFAULTENA	BUSFAULTENA	MEMFAULTENA
SVCALLPENDE BUSFAULTPEN MEMFAULTPEN USGFAULTPEN SYSTICKACT PENDSVACT - MONITORACT DED DED							_	_
D DED DED SYSTICKACT PENDSVACT - MONITORACT						10	9	8
7 6 5 4 3 2 1 0	SVCALLPENDE D				SYSTICKACT	PENDSVACT	_	MONITORACT
7 6 5 4 3 2 1 0			I.			•	J.	
	7	6	5	4	3	2	1	0
SVCALLACT - USGFAULTACT - BUSFAULTACT MEMFAULTACT	SVCALLACT		_		USGFAULTACT	_	BUSFAULTACT	MEMFAULTACT

The SHCSR enables the system handlers, and indicates the pending status of the bus fault, memory management fault, and SVC exceptions; it also indicates the active status of the system handlers.

• USGFAULTENA: Usage Fault Enable

0: Disables the exception.

1: Enables the exception.

• BUSFAULTENA: Bus Fault Enable

0: Disables the exception.

1: Enables the exception.

• MEMFAULTENA: Memory Management Fault Enable

0: Disables the exception.

1: Enables the exception.

SVCALLPENDED: SVC Call Pending

Read:

0: The exception is not pending.

1: The exception is pending.

Note: The user can write to these bits to change the pending status of the exceptions.

BUSFAULTPENDED: Bus Fault Exception Pending

Read:

0: The exception is not pending.

1: The exception is pending.

Note: The user can write to these bits to change the pending status of the exceptions.

MEMFAULTPENDED: Memory Management Fault Exception Pending

Read:



- 0: The exception is not pending.
- 1: The exception is pending.

Note: The user can write to these bits to change the pending status of the exceptions.

USGFAULTPENDED: Usage Fault Exception Pending

Read:

- 0: The exception is not pending.
- 1: The exception is pending.

Note: The user can write to these bits to change the pending status of the exceptions.

• SYSTICKACT: SysTick Exception Active

Read:

- 0: The exception is not active.
- 1: The exception is active.

Note: The user can write to these bits to change the active status of the exceptions.

- Caution: A software that changes the value of an active bit in this register without a correct adjustment to the stacked content can cause the processor to generate a fault exception. Ensure that the software writing to this register retains and subsequently restores the current active status.
- Caution: After enabling the system handlers, to change the value of a bit in this register, the user must use a read-modify-write procedure to ensure that only the required bit is changed.

• PENDSVACT: PendSV Exception Active

- 0: The exception is not active.
- 1: The exception is active.

• MONITORACT: Debug Monitor Active

- 0: Debug monitor is not active.
- 1: Debug monitor is active.

SVCALLACT: SVC Call Active

- 0: SVC call is not active.
- 1: SVC call is active.

USGFAULTACT: Usage Fault Exception Active

- 0: Usage fault exception is not active.
- 1: Usage fault exception is active.

• BUSFAULTACT: Bus Fault Exception Active

- 0: Bus fault exception is not active.
- 1: Bus fault exception is active.

MEMFAULTACT: Memory Management Fault Exception Active

- 0: Memory management fault exception is not active.
- 1: Memory management fault exception is active.

If the user disables a system handler and the corresponding fault occurs, the processor treats the fault as a hard fault.



The user can write to this register to change the pending or active status of system exceptions. An OS kernel can write to the active bits to perform a context switch that changes the current exception type.

12.9.1.13Configurable Fault Status Register

Name: SCB_CFSR
Access: Read /Write
Reset: 0x00 0000000

Reset: 0x00	0000000						
31	30	29	28	27	26	25	24
		-	_			DIVBYZERO	UNALIGNED
23	22	21	20	19	18	17	16
	-	_		NOCP	INVPC	INVSTATE	UNDEFINSTR
15	14	13	12	11	10	9	8
BFARVALID	-	_	STKERR	UNSTKERR	IMPRECISERR	PRECISERR	IBUSERR
7	6	5	4	3	2	1	0
MMARVALID	_	MLSPERR	MSTKERR	MUNSTKERR	_	DACCVIOL	IACCVIOL

• IACCVIOL: Instruction Access Violation Flag

This is part of "MMFSR: Memory Management Fault Status Subregister".

0: No instruction access violation fault.

1: The processor attempted an instruction fetch from a location that does not permit execution.

This fault occurs on any access to an XN region, even when the MPU is disabled or not present.

When this bit is 1, the PC value stacked for the exception return points to the faulting instruction. The processor has not written a fault address to the SCB_MMFAR.

DACCVIOL: Data Access Violation Flag

This is part of "MMFSR: Memory Management Fault Status Subregister".

0: No data access violation fault.

1: The processor attempted a load or store at a location that does not permit the operation.

When this bit is 1, the PC value stacked for the exception return points to the faulting instruction. The processor has loaded the SCB_MMFAR with the address of the attempted access.

MUNSTKERR: Memory Manager Fault on Unstacking for a Return From Exception

This is part of "MMFSR: Memory Management Fault Status Subregister".

0: No unstacking fault.

1: Unstack for an exception return has caused one or more access violations.

This fault is chained to the handler. This means that when this bit is 1, the original return stack is still present. The processor has not adjusted the SP from the failing return, and has not performed a new save. The processor has not written a fault address to the SCB_MMFAR.

MSTKERR: Memory Manager Fault on Stacking for Exception Entry

This is part of "MMFSR: Memory Management Fault Status Subregister".

0: No stacking fault.

1: Stacking for an exception entry has caused one or more access violations.



When this bit is 1, the SP is still adjusted but the values in the context area on the stack might be incorrect. The processor has not written a fault address to SCB MMFAR.

• MLSPERR: MemManage during Lazy State Preservation

This is part of "MMFSR: Memory Management Fault Status Subregister".

0: No MemManage fault occurred during the floating-point lazy state preservation.

1: A MemManage fault occurred during the floating-point lazy state preservation.

MMARVALID: Memory Management Fault Address Register (SCB_MMFAR) Valid Flag

This is part of "MMFSR: Memory Management Fault Status Subregister".

0: The value in SCB_MMFAR is not a valid fault address.

1: SCB MMFAR holds a valid fault address.

If a memory management fault occurs and is escalated to a hard fault because of priority, the hard fault handler must set this bit to 0. This prevents problems on return to a stacked active memory management fault handler whose SCB_MMFAR value has been overwritten.

IBUSERR: Instruction Bus Error

This is part of "BFSR: Bus Fault Status Subregister".

0: No instruction bus error.

1: Instruction bus error.

The processor detects the instruction bus error on prefetching an instruction, but it sets the IBUSERR flag to 1 only if it attempts to issue the faulting instruction.

When the processor sets this bit to 1, it does not write a fault address to the BFAR.

PRECISERR: Precise Data Bus Error

This is part of "BFSR: Bus Fault Status Subregister".

0: No precise data bus error.

1: A data bus error has occurred, and the PC value stacked for the exception return points to the instruction that caused the fault.

When the processor sets this bit to 1, it writes the faulting address to the SCB_BFAR.

• IMPRECISERR: Imprecise Data Bus Error

This is part of "BFSR: Bus Fault Status Subregister".

0: No imprecise data bus error.

1: A data bus error has occurred, but the return address in the stack frame is not related to the instruction that caused the error.

When the processor sets this bit to 1, it does not write a fault address to the SCB BFAR.

This is an asynchronous fault. Therefore, if it is detected when the priority of the current process is higher than the bus fault priority, the bus fault becomes pending and becomes active only when the processor returns from all higher priority processes. If a precise fault occurs before the processor enters the handler for the imprecise bus fault, the handler detects that both this bit and one of the precise fault status bits are set to 1.

UNSTKERR: Bus Fault on Unstacking for a Return From Exception

This is part of "BFSR: Bus Fault Status Subregister".

0: No unstacking fault.



1: Unstack for an exception return has caused one or more bus faults.

This fault is chained to the handler. This means that when the processor sets this bit to 1, the original return stack is still present. The processor does not adjust the SP from the failing return, does not performed a new save, and does not write a fault address to the BFAR.

. STKERR: Bus Fault on Stacking for Exception Entry

This is part of "BFSR: Bus Fault Status Subregister".

0: No stacking fault.

1: Stacking for an exception entry has caused one or more bus faults.

When the processor sets this bit to 1, the SP is still adjusted but the values in the context area on the stack might be incorrect. The processor does not write a fault address to the SCB BFAR.

. BFARVALID: Bus Fault Address Register (BFAR) Valid flag

This is part of "BFSR: Bus Fault Status Subregister".

0: The value in SCB BFAR is not a valid fault address.

1: SCB_BFAR holds a valid fault address.

The processor sets this bit to 1 after a bus fault where the address is known. Other faults can set this bit to 0, such as a memory management fault occurring later.

If a bus fault occurs and is escalated to a hard fault because of priority, the hard fault handler must set this bit to 0. This prevents problems if returning to a stacked active bus fault handler whose SCB_BFAR value has been overwritten.

• UNDEFINSTR: Undefined Instruction Usage Fault

This is part of "UFSR: Usage Fault Status Subregister".

0: No undefined instruction usage fault.

1: The processor has attempted to execute an undefined instruction.

When this bit is set to 1, the PC value stacked for the exception return points to the undefined instruction.

An undefined instruction is an instruction that the processor cannot decode.

INVSTATE: Invalid State Usage Fault

This is part of "UFSR: Usage Fault Status Subregister".

0: No invalid state usage fault.

1: The processor has attempted to execute an instruction that makes illegal use of the EPSR.

When this bit is set to 1, the PC value stacked for the exception return points to the instruction that attempted the illegal use of the EPSR.

This bit is not set to 1 if an undefined instruction uses the EPSR.

INVPC: Invalid PC Load Usage Fault

This is part of "UFSR: Usage Fault Status Subregister". It is caused by an invalid PC load by EXC_RETURN:

0: No invalid PC load usage fault.

1: The processor has attempted an illegal load of EXC_RETURN to the PC, as a result of an invalid context, or an invalid EXC_RETURN value.

When this bit is set to 1, the PC value stacked for the exception return points to the instruction that tried to perform the illegal load of the PC.



• NOCP: No Coprocessor Usage Fault

This is part of "UFSR: Usage Fault Status Subregister". The processor does not support coprocessor instructions:

- 0: No usage fault caused by attempting to access a coprocessor.
- 1: The processor has attempted to access a coprocessor.

UNALIGNED: Unaligned Access Usage Fault

This is part of "UFSR: Usage Fault Status Subregister".

- 0: No unaligned access fault, or unaligned access trapping not enabled.
- 1: The processor has made an unaligned memory access.

Enable trapping of unaligned accesses by setting the UNALIGN_TRP bit in the SCB_CCR to 1. See "Configuration and Control Register". Unaligned LDM, STM, LDRD, and STRD instructions always fault irrespective of the setting of UNALIGN_TRP.

• DIVBYZERO: Divide by Zero Usage Fault

This is part of "UFSR: Usage Fault Status Subregister".

- 0: No divide by zero fault, or divide by zero trapping not enabled.
- 1: The processor has executed an SDIV or UDIV instruction with a divisor of 0.

When the processor sets this bit to 1, the PC value stacked for the exception return points to the instruction that performed the divide by zero. Enable trapping of divide by zero by setting the DIV_0_TRP bit in the SCB_CCR to 1. See "Configuration and Control Register".



12.9.1.14Configurable Fault Status Register (Byte Access)

Name: SCB_CFSR (BYTE)

Access: Read /Write
Reset: 0x00 0000000

31	30	29	28	27	26	25	24			
	UFSR									
23	22	21	20	19	18	17	16			
	UFSR									
15	14	13	12	11	10	9	8			
	BFSR									
7	6	5	4	3	2	1	0			
	MMFSR									

MMFSR: Memory Management Fault Status Subregister

The flags in the MMFSR subregister indicate the cause of memory access faults. See bitfield [7..0] description in Section 12.9.1.13.

. BFSR: Bus Fault Status Subregister

The flags in the BFSR subregister indicate the cause of a bus access fault. See bitfield [14..8] description in Section 12.9.1.13.

UFSR: Usage Fault Status Subregister

The flags in the UFSR subregister indicate the cause of a usage fault. See bitfield [31..15] description in Section 12.9.1.13.

Note: The UFSR bits are sticky. This means that as one or more fault occurs, the associated bits are set to 1. A bit that is set to 1 is cleared to 0 only by wrting a 1 to that bit, or by a reset.

The SCB_CFSR indicates the cause of a memory management fault, bus fault, or usage fault. It is byte accessible. The user can access the SCB_CFSR or its subregisters as follows:

- Access complete SCB CFSR with a word access to 0xE000ED28
- Access MMFSR with a byte access to 0xE000ED28
- Access MMFSR and BFSR with a halfword access to 0xE000ED28
- Access BFSR with a byte access to 0xE000ED29
- Access UFSR with a halfword access to 0xE000ED2A.



12.9.1.15Hard Fault Status Register

 Name:
 SCB_HFSR

 Access:
 Read
 /Write

 Reset:
 0x00
 0000000

31	30	29	28	27	26	25	24
DEBUGEVT	FORCED			-	_		
23	22	21	20	19	18	17	16
			_	-			
15	14	13	12	11	10	9	8
			_	-			
7	6	5	4	3	2	1	0
		_	_			VECTTBL	_

The SCB_HFSR gives information about events that activate the hard fault handler. This register is read, write to clear. This means that bits in the register read normally, but wrting a 1 to any bit clears that bit to 0.

• DEBUGEVT: Reserved for Debug Use

When writing to the register, write a 0 to this bit, otherwise the behavior is unpredictable.

FORCED: Forced Hard Fault

It indicates a forced hard fault, generated by escalation of a fault with configurable priority that cannot be handles, either because of priority or because it is disabled:

- 0: No forced hard fault.
- 1: Forced hard fault.

When this bit is set to 1, the hard fault handler must read the other fault status registers to find the cause of the fault.

• VECTTBL: Bus Fault on a Vector Table

It indicates a bus fault on a vector table read during an exception processing:

- 0: No bus fault on vector table read.
- 1: Bus fault on vector table read.

This error is always handled by the hard fault handler.

When this bit is set to 1, the PC value stacked for the exception return points to the instruction that was preempted by the exception.

Note: The HFSR bits are sticky. This means that, as one or more fault occurs, the associated bits are set to 1. A bit that is set to 1 is cleared to 0 only by wrting a 1 to that bit, or by a reset.



12.9.1.16MemManage Fault Address Register

Name: SCB MMFAR Access: Read /Write 0000000 Reset: 0x00

31	30	29	28	27	26	25	24			
	ADDRESS									
23	22	21	20	19	18	17	16			
	ADDRESS									
15	14	13	12	11	10	9	8			
	ADDRESS									
7	6	5	4	3	2	1	0			
	ADDRESS									

The SCB_MMFAR contains the address of the location that generated a memory management fault.

ADDRESS: Memory Management Fault Generation Location Address

When the MMARVALID bit of the MMFSR subregister is set to 1, this field holds the address of the location that generated the memory management fault.

- Notes: 1. When an unaligned access faults, the address is the actual address that faulted. Because a single read or write instruction can be split into multiple aligned accesses, the fault address can be any address in the range of the requested access size.
 - 2. Flags in the MMFSR subregister indicate the cause of the fault, and whether the value in the SCB_MMFAR is valid. See "MMFSR: Memory Management Fault Status Subregister" .



12.9.1.17Bus Fault Address Register

Name: SCB_BFAR Access: Read /Write Reset: 0x00 0000000

31	30	29	28	27	26	25	24			
ADDRESS										
23	22	21	20	19	18	17	16			
ADDRESS										
15	14	13	12	11	10	9	8			
	ADDRESS									
7	6	5	4	3	2	1	0			
			ADDI	RESS						

The SCB BFAR contains the address of the location that generated a bus fault.

ADDRESS: Bus Fault Generation Location Address

When the BFARVALID bit of the BFSR subregister is set to 1, this field holds the address of the location that generated the bus fault.

- Notes: 1. When an unaligned access faults, the address in the SCB_BFAR is the one requested by the instruction, even if it is not the address of the fault.
 - 2. Flags in the BFSR indicate the cause of the fault, and whether the value in the SCB_BFAR is valid. See "BFSR: Bus Fault Status Subregister".

12.10 System Timer (SysTick)

The processor has a 24-bit system timer, SysTick, that counts down from the reload value to zero, reloads (wraps to) the value in the SYST_RVR on the next clock edge, then counts down on subsequent clocks.

When the processor is halted for debugging, the counter does not decrement.

The SysTick counter runs on the processor clock. If this clock signal is stopped for low power mode, the SysTick counter stops.

Ensure that the software uses aligned word accesses to access the SysTick registers.

The SysTick counter reload and current value are undefined at reset; the correct initialization sequence for the SysTick counter is:

- 1. Program the reload value.
- 2. Clear the current value.
- 3. Program the Control and Status register.



12.10.1 System Timer (SysTick) User Interface

Table 12-34. System Timer (SYST) Register Mapping

Offset	Register	Name	Access	Reset
0xE000E010	SysTick Control and Status Register	SYST_CSR	Read/Write	0x0000004
0xE000E014	SysTick Reload Value Register	SYST_RVR	Read/Write	Unknown
0xE000E018	SysTick Current Value Register	SYST_CVR	Read/Write	Unknown
0xE000E01C	SysTick Calibration Value Register	SYST_CALIB	Read-only	0x000030D4

12.10.1.1SysTick Control and Status

Name: SYST_CSR
Access: Read /Write
Reset: 0x00 0000000

Neset. 0x00	000000						
31	30	29	28	27	26	25	24
			-	-			
23	22	21	20	19	18	17	16
			_				COUNTFLAG
15	14	13	12	11	10	9	8
				_			
7	6	5	4	3	2	1	0
					CLKSOURCE	TICKINT	ENABLE

The SysTick SYST_CSR enables the SysTick features.

COUNTFLAG: Count Flag

Returns 1 if the timer counted to 0 since the last time this was read.

• CLKSOURCE: Clock Source

Indicates the clock source:

0: External Clock.

1: Processor Clock.

• TICKINT: SysTick Exception Request Enable

Enables a SysTick exception request:

0: Counting down to zero does not assert the SysTick exception request.

1: Counting down to zero asserts the SysTick exception request.

The software can use COUNTFLAG to determine if SysTick has ever counted to zero.

ENABLE: Counter Enable

Enables the counter:

0: Counter disabled.

1: Counter enabled.

When ENABLE is set to 1, the counter loads the RELOAD value from the SYST_RVR and then counts down. On reaching 0, it sets the COUNTFLAG to 1 and optionally asserts the SysTick depending on the value of TICKINT. It then loads the RELOAD value again, and begins counting.



12.10.1.2SysTick Reload Value Registers

Name: SYST_RVR
Access: Read /Write
Reset: 0x00 0000000

31	30	29	28	27	26	25	24
			-	_			
23	22	21	20	19	18	17	16
	RELOAD						
15	14	13	12	11	10	9	8
			REL	OAD			
7	6	5	4	3	2	1	0
	RELOAD						

The SYST_RVR specifies the start value to load into the SYST_CVR.

• RELOAD: SYST_CVR Load Value

Value to load into the SYST_CVR when the counter is enabled and when it reaches 0.

The RELOAD value can be any value in the range 0x00000001–0x00FFFFF. A start value of 0 is possible, but has no effect because the SysTick exception request and COUNTFLAG are activated when counting from 1 to 0.

The RELOAD value is calculated according to its use: For example, to generate a multi-shot timer with a period of N processor clock cycles, use a RELOAD value of N-1. If the SysTick interrupt is required every 100 clock pulses, set RELOAD to 99.

12.10.1.3SysTick Current Value Register

Name: SYST_CVR
Access: Read /Write
Reset: 0x00 0000000

31	30	29	28	27	26	25	24
			-	_			
23	22	21	20	19	18	17	16
	CURRENT						
15	14	13	12	11	10	9	8
			CUR	RENT			
7	6	5	4	3	2	1	0
	CURRENT						

The SysTick SYST_CVR contains the current value of the SysTick counter.

• CURRENT: SysTick Counter Current Value

Reads return the current value of the SysTick counter.

A write of any value clears the field to 0, and also clears the SYST_CSR.COUNTFLAG bit to 0.



12.10.1.4SysTick Calibration Value Register

Name: SYST_CALIB
Access: Read /Write
Reset: 0x00 0030D4

31	30	29	28	27	26	25	24
NOREF	SKEW			-	_		
23	22	21	20	19	18	17	16
	TENMS						
15	14	13	12	11	10	9	8
				IMS			
7	6	5	4	3	2	1	0
	TENMS						

The SysTick SYST_CSR indicates the SysTick calibration properties.

NOREF: No Reference Clock

It indicates whether the device provides a reference clock to the processor:

0: Reference clock provided.

1: No reference clock provided.

If your device does not provide a reference clock, the SYST_CSR.CLKSOURCE bit reads-as-one and ignores writes.

• SKEW: TENMS Value Verification

It indicates whether the TENMS value is exact:

0: TENMS value is exact.

1: TENMS value is inexact, or not given.

An inexact TENMS value can affect the suitability of SysTick as a software real time clock.

• TENMS: Ten Milliseconds

The reload value for 10 ms (100 Hz) timing is subject to system clock skew errors. If the value reads as zero, the calibration value is not known.

The TENMS field default value is 0x000030D4 (12500 decimal).

In order to achieve a 1 ms timebase on SystTick, the TENMS field must be programmed to a value corresponding to the processor clock frequency (in kHz) divided by 8.

For example, for devices running the processor clock at 48 MHz, the TENMS field value must be 0x0001770 (48000 kHz/8).



12.11 Memory Protection Unit (MPU)

The MPU divides the memory map into a number of regions, and defines the location, size, access permissions, and memory attributes of each region. It supports:

- Independent attribute settings for each region
- Overlapping regions
- Export of memory attributes to the system.

The memory attributes affect the behavior of memory accesses to the region. The Cortex-M4 MPU defines:

- Eight separate memory regions, 0–7
- A background region.

When memory regions overlap, a memory access is affected by the attributes of the region with the highest number. For example, the attributes for region 7 take precedence over the attributes of any region that overlaps region 7.

The background region has the same memory access attributes as the default memory map, but is accessible from privileged software only.

The Cortex-M4 MPU memory map is unified. This means that instruction accesses and data accesses have the same region settings.

If a program accesses a memory location that is prohibited by the MPU, the processor generates a memory management fault. This causes a fault exception, and might cause the termination of the process in an OS environment.

In an OS environment, the kernel can update the MPU region setting dynamically based on the process to be executed. Typically, an embedded OS uses the MPU for memory protection.

The configuration of MPU regions is based on memory types (see "Memory Regions, Types and Attributes").

Table 12-35 shows the possible MPU region attributes. These include Share ability and cache behavior attributes that are not relevant to most microcontroller implementations. See "MPU Configuration for a Microcontroller" for guidelines for programming such an implementation.

Table 12-35. Memory Attributes Summary

Memory Type	Shareability	Other Attributes	Description			
Strongly-ordered	_	-	All accesses to Strongly-ordered memory occur in program order. All Strongly-ordered regions are assumed to be shared.			
Davisa	Shared	_	Memory-mapped peripherals that several processors share.			
Device	Non-shared	_	Memory-mapped peripherals that only a single processor uses.			
Named	Shared	Non-cacheable Write- through Cacheable Write-back Cacheable	Normal memory that is shared between several processors.			
Normal	Non-shared	Non-cacheable Write- through Cacheable Write-back Cacheable	Normal memory that only a single processor uses.			

12.11.1 MPU Access Permission Attributes

This section describes the MPU access permission attributes. The access permission bits (TEX, C, B, S, AP, and XN) of the MPU_RASR control the access to the corresponding memory region. If an access is made to an area of memory without the required permissions, then the MPU generates a permission fault.



The table below shows the encodings for the TEX, C, B, and S access permission bits.

Table 12-36. TEX, C, B, and S Encoding

TEX	С	В	S	Memory Type	Shareability	Other Attributes		
	0	0 x	(1)	Strongly-ordered	Shareable	-		
		1 x	(1)	Device	Shareable	-		
b000		0	0	Normal	Not shareable	Outer and inner write-through. No write allocate.		
0000	1		1		Shareable	write anocate.		
	ı	1	0	Normal	Not shareable	Outer and inner write-back. No write		
			1		Shareable	allocate.		
	0	0	0	Normal	Not shareable	Outer and inner noncacheable.		
			1		Shareable			
		1 x	(1)	Reserved encodin	g	_		
b001		0 x	(1)	Implementation de attributes.	fined	_		
	1	1	0	Normal	Not shareable	Outer and inner write-back. Write and read allocate.		
			1		Shareable	reau allocate.		
	0	0 x	(1)	Device	Not shareable	Nonshared Device.		
b010		1 x	(1)	Reserved encodin	g	_		
	1	x ⁽¹⁾	x ⁽¹⁾	Reserved encodin	g	-		
b1BB	А	Α	0	Normal	Not shareable	Cached memory BB = outer policy,		
			1		Shareable	AA = inner policy.		

Note: 1. The MPU ignores the value of this bit.

Table 12-37 shows the cache policy for memory attribute encodings with a TEX value is in the range 4–7.

Table 12-37. Cache Policy for Memory Attribute Encoding

Encoding, AA or BB	Corresponding Cache Policy
00	Non-cacheable
01	Write back, write and read allocate
10	Write through, no write allocate
11	Write back, no write allocate

Table 12-38 shows the AP encodings that define the access permissions for privileged and unprivileged software.

Table 12-38. AP Encoding

AP[2:0]	Privileged Permissions	Unprivileged Permissions	Description
000	No access	No access	All accesses generate a permission fault
001	RW	No access	Access from privileged software only
010	RW	RO	Writes by unprivileged software generate a permission fault
011	RW	RW	Full access
100	Unpredictable	Unpredictable	Reserved
101	RO	No access	Reads by privileged software only
110	RO	RO	Read only, by privileged or unprivileged software
111	RO	RO	Read only, by privileged or unprivileged software

12.11.1.1MPU Mismatch

When an access violates the MPU permissions, the processor generates a memory management fault, see "Exceptions and Interrupts". The MMFSR indicates the cause of the fault. See "MMFSR: Memory Management Fault Status Subregister" for more information.

12.11.1.2Updating an MPU Region

To update the attributes for an MPU region, update the MPU_RNR, MPU_RBAR and MPU_RASRs. Each register can be programed separately, or a multiple-word write can be used to program all of these registers. MPU_RBAR and MPU_RASR aliases can be used to program up to four regions simultaneously using an STM instruction.

12.11.1.3Updating an MPU Region Using Separate Words

Simple code to configure one region:

Disable a region before writing new region settings to the MPU, if the region being changed was previously enabled. For example:



```
ORR R2, #1 ; Enable STRH R2, [R0, #0x8] ; Region Size and Enable
```

The software must use memory barrier instructions:

- Before the MPU setup, if there might be outstanding memory transfers, such as buffered writes, that might be affected by the change in MPU settings
- After the MPU setup, if it includes memory transfers that must use the new MPU settings.

However, memory barrier instructions are not required if the MPU setup process starts by entering an exception handler, or is followed by an exception return, because the exception entry and exception return mechanisms cause memory barrier behavior.

The software does not need any memory barrier instructions during an MPU setup, because it accesses the MPU through the PPB, which is a Strongly-Ordered memory region.

For example, if the user wants all of the memory access behavior to take effect immediately after the programming sequence, a DSB instruction and an ISB instruction must be used. A DSB is required after changing MPU settings, such as at the end of a context switch. An ISB is required if the code that programs the MPU region or regions is entered using a branch or call. If the programming sequence is entered using a return from exception, or by taking an exception, then an ISB is not required.

12.11.1.4Updating an MPU Region Using Multi-word Writes

The user can program directly using multi-word writes, depending on how the information is divided. Consider the following reprogramming:

```
; R1 = region number
; R2 = address
; R3 = size, attributes in one
LDR R0, =MPU_RNR  ; 0xE000ED98, MPU region number register
STR R1, [R0, #0x0] ; Region Number
STR R2, [R0, #0x4] ; Region Base Address
STR R3, [R0, #0x8] ; Region Attribute, Size and Enable
```

Use an STM instruction to optimize this:

This can be done in two words for pre-packed information. This means that the MPU_RBAR contains the required region number and had the VALID bit set to 1. See "MPU Region Base Address Register". Use this when the data is statically packed, for example in a boot loader:

Use an STM instruction to optimize this:



12.11.1.5**Subregions**


Regions of 256 bytes or more are divided into eight equal-sized subregions. Set the corresponding bit in the SRD field of the MPU_RASR field to disable a subregion. See "MPU Region Attribute and Size Register". The least significant bit of SRD controls the first subregion, and the most significant bit controls the last subregion. Disabling a subregion means another region overlapping the disabled range matches instead. If no other enabled region overlaps the disabled subregion, the MPU issues a fault.

Regions of 32, 64, and 128 bytes do not support subregions. With regions of these sizes, the SRD field must be set to 0x00, otherwise the MPU behavior is unpredictable.

12.11.1.6Example of SRD Use

Two regions with the same base address overlap. Region 1 is 128 KB, and region 2 is 512 KB. To ensure the attributes from region 1 apply to the first 128 KB region, set the SRD field for region 2 to b00000011 to disable the first two subregions, as in Figure 12-13 below:

Figure 12-13. SRD Use



12.11.1.7MPU Design Hints And Tips

To avoid unexpected behavior, disable the interrupts before updating the attributes of a region that the interrupt handlers might access.

Ensure the software uses aligned accesses of the correct size to access MPU registers:

- Except for the MPU RASR, it must use aligned word accesses
- For the MPU RASR, it can use byte or aligned halfword or word accesses.

The processor does not support unaligned accesses to MPU registers.

When setting up the MPU, and if the MPU has previously been programmed, disable unused regions to prevent any previous region settings from affecting the new MPU setup.

MPU Configuration for a Microcontroller



Usually, a microcontroller system has only a single processor and no caches. In such a system, program the MPU as follows:

Table 12-39. Memory Region Attributes for a Microcontroller

Memory Region	TEX	С	В	S	Memory Type and Attributes
Flash memory	b000	1	0	0	Normal memory, non-shareable, write-through
Internal SRAM	b000	1	0	1	Normal memory, shareable, write-through
External SRAM	b000	1	1	1	Normal memory, shareable, write-back, write-allocate
Peripherals	b000	0	1	1	Device memory, shareable

In most microcontroller implementations, the shareability and cache policy attributes do not affect the system behavior. However, using these settings for the MPU regions can make the application code more portable. The values given are for typical situations. In special systems, such as multiprocessor designs or designs with a separate DMA engine, the shareability attribute might be important. In these cases, refer to the recommendations of the memory device manufacturer.

12.11.2 Memory Protection Unit (MPU) User Interface

Table 12-40. Memory Protection Unit (MPU) Register Mapping

Offset	Register	Name	Access	Reset
0xE000ED90	MPU Type Register	MPU_TYPE	Read-only	0x00000800
0xE000ED94	MPU Control Register	MPU_CTRL	Read/Write	0x00000000
0xE000ED98	MPU Region Number Register	MPU_RNR	Read/Write	0x00000000
0xE000ED9C	MPU Region Base Address Register	MPU_RBAR	Read/Write	0x00000000
0xE000EDA0	MPU Region Attribute and Size Register	MPU_RASR	Read/Write	0x00000000
0xE000EDA4	MPU Region Base Address Register Alias 1	MPU_RBAR_A1	Read/Write	0x00000000
0xE000EDA8	MPU Region Attribute and Size Register Alias 1	MPU_RASR_A1	Read/Write	0x00000000
0xE000EDAC	MPU Region Base Address Register Alias 2	MPU_RBAR_A2	Read/Write	0x00000000
0xE000EDB0	MPU Region Attribute and Size Register Alias 2	MPU_RASR_A2	Read/Write	0x00000000
0xE000EDB4	MPU Region Base Address Register Alias 3	MPU_RBAR_A3	Read/Write	0x00000000
0xE000EDB8	MPU Region Attribute and Size Register Alias 3	MPU_RASR_A3	Read/Write	0x00000000



12.11.2.1MPU Type Register

Name:

MPU_TYPE Access: Read /Write Reset: 0x00 00800 21 20

31	30	29	28	27	26	25	24
				_			
23	22	21	20	19	18	17	16
			IREC	SION			
15	14	13	12	11	10	9	8
			DRE	GION			
7	6	5	4	3	2	1	0
			_				SEPARATE

The MPU TYPE register indicates whether the MPU is present, and if so, how many regions it supports.

• IREGION: Instruction Region

Indicates the number of supported MPU instruction regions.

Always contains 0x00. The MPU memory map is unified and is described by the DREGION field.

• DREGION: Data Region

Indicates the number of supported MPU data regions:

0x08 = Eight MPU regions.

• SEPARATE: Separate Instruction

Indicates support for unified or separate instruction and date memory maps:

0: Unified.

12.11.2.2MPU Control Register

Name:	MPU_CTRL
Access: Rea	d /Write
Reset: 0x00	00800

31	30	29	28	27	26	25	24
			_	•			
23	22	21	20	19	18	17	16
				•			
15	14	13	12	11	10	9	8
			_	-			
7	6	5	4	3	2	1	0
		_			PRIVDEFENA	HFNMIENA	ENABLE

The MPU CTRL register enables the MPU, enables the default memory map background region, and enables the use of the MPU when in the hard fault, Non-maskable Interrupt (NMI), and FAULTMASK escalated handlers.

PRIVDEFENA: Privileged Default Memory Map Enable

Enables privileged software access to the default memory map:

0: If the MPU is enabled, disables the use of the default memory map. Any memory access to a location not covered by any enabled region causes a fault.

1: If the MPU is enabled, enables the use of the default memory map as a background region for privileged software accesses.

When enabled, the background region acts as a region number -1. Any region that is defined and enabled has priority over this default map.

If the MPU is disabled, the processor ignores this bit.

HFNMIENA: Hard Fault and NMI Enable

Enables the operation of MPU during hard fault, NMI, and FAULTMASK handlers.

When the MPU is enabled:

0: MPU is disabled during hard fault, NMI, and FAULTMASK handlers, regardless of the value of the ENABLE bit.

1: The MPU is enabled during hard fault, NMI, and FAULTMASK handlers.

When the MPU is disabled, if this bit is set to 1, the behavior is unpredictable.

• ENABLE: MPU Enable

Enables the MPU:

0: MPU disabled.

1: MPU enabled.



When ENABLE and PRIVDEFENA are both set to 1:

- For privileged accesses, the *default memory map* is as described in "Memory Model". Any access by privileged software that does not address an enabled memory region behaves as defined by the default memory map.
- Any access by unprivileged software that does not address an enabled memory region causes a memory management fault.

XN and Strongly-ordered rules always apply to the System Control Space regardless of the value of the ENABLE bit.

When the ENABLE bit is set to 1, at least one region of the memory map must be enabled for the system to function unless the PRIVDEFENA bit is set to 1. If the PRIVDEFENA bit is set to 1 and no regions are enabled, then only privileged software can operate.

When the ENABLE bit is set to 0, the system uses the default memory map. This has the same memory attributes as if the MPU is not implemented. The default memory map applies to accesses from both privileged and unprivileged software.

When the MPU is enabled, accesses to the System Control Space and vector table are always permitted. Other areas are accessible based on regions and whether PRIVDEFENA is set to 1.

Unless HFNMIENA is set to 1, the MPU is not enabled when the processor is executing the handler for an exception with priority –1 or –2. These priorities are only possible when handling a hard fault or NMI exception, or when FAULTMASK is enabled. Setting the HFNMIENA bit to 1 enables the MPU when operating with these two priorities.



12.11.2.3MPU Region Number Register

Name: MPU_RNR
Access: Read /Write
Reset: 0x00 000800

31	30	29	28	27	26	25	24
			-	-			
23	22	21	20	19	18	17	16
			_	-			
15	14	13	12	11	10	9	8
			_	-			
7	6	5	4	3	2	1	0
	REGION						

The MPU_RNR selects which memory region is referenced by the MPU_RBAR and MPU_RASRs.

• REGION: MPU Region Referenced by the MPU_RBAR and MPU_RASRs

Indicates the MPU region referenced by the MPU_RBAR and MPU_RASRs.

The MPU supports 8 memory regions, so the permitted values of this field are 0-7.

Normally, the required region number is written to this register before accessing the MPU_RBAR or MPU_RASR. However, the region number can be changed by writing to the MPU_RBAR with the VALID bit set to 1; see "MPU Region Base Address Register". This write updates the value of the REGION field.



12.11.2.4MPU Region Base Address Register

Name: MPU_RBAR
Access: Read /Write
Reset: 0x00 000000

31	30	29	28	27	26	25	24
	ADDR						
23	22	21	20	19	18	17	16
	ADDR						
15	14	13	12	11	10	9	8
	ADDR						
7	6	5	4	3	2	1	0
ADDR			VALID		REG	ION	

The MPU_RBAR defines the base address of the MPU region selected by the MPU_RNR, and can update the value of the MPU_RNR.

Write MPU RBAR with the VALID bit set to 1 to change the current region number and update the MPU RNR.

ADDR: Region Base Address

Software must ensure that the value written to the ADDR field aligns with the size of the selected region (SIZE field in the MPU_RASR).

If the region size is configured to 4 GB, in the MPU_RASR, there is no valid ADDR field. In this case, the region occupies the complete memory map, and the base address is 0x00000000.

The base address is aligned to the size of the region. For example, a 64 KB region must be aligned on a multiple of 64 KB, for example, at 0x00010000 or 0x00020000.

VALID: MPU Region Number Valid

Write:

- 0: MPU_RNR not changed, and the processor updates the base address for the region specified in the MPU_RNR, and ignores the value of the REGION field.
- 1: The processor updates the value of the MPU_RNR to the value of the REGION field, and updates the base address for the region specified in the REGION field.

Always reads as zero.

REGION: MPU Region

For the behavior on writes, see the description of the VALID field.

On reads, returns the current region number, as specified by the MPU_RNR.



12.11.2.5MPU Region Attribute and Size Register

Name: MPU_RASR
Access: Read /Write
Reset: 0x00 000000

Moodii oxoo	00000						
31	30	29	28	27	26	25	24
	_		XN	_		AP	
23	22	21	20	19	18	17	16
_	-		TEX		S	С	В
15	14	13	12	11	10	9	8
			SF	RD			
7	6	5	4	3	2	1	0
_	-			SIZE			ENABLE

The MPU_RASR defines the region size and memory attributes of the MPU region specified by the MPU_RNR, and enables that region and any subregions.

MPU_RASR is accessible using word or halfword accesses:

- The most significant halfword holds the region attributes.
- The least significant halfword holds the region size, and the region and subregion enable bits.

XN: Instruction Access Disable

0: Instruction fetches enabled.

1: Instruction fetches disabled.

• AP: Access Permission

See Table 12-38.

• TEX, C, B: Memory Access Attributes

See Table 12-36.

S: Shareable

See Table 12-36.

• SRD: Subregion Disable

For each bit in this field:

0: Corresponding subregion is enabled.

1: Corresponding subregion is disabled.

See "Subregions" for more information.

Region sizes of 128 bytes and less do not support subregions. When writing the attributes for such a region, write the SRD field as 0x00.



• SIZE: Size of the MPU Protection Region

The minimum permitted value is 3 (b00010).

The SIZE field defines the size of the MPU memory region specified by the MPU_RNR. as follows:

(Region size in bytes) = $2^{(SIZE+1)}$

The smallest permitted region size is 32B, corresponding to a SIZE value of 4. The table below gives an example of SIZE values, with the corresponding region size and value of N in the MPU_RBAR.

values, with the seriespending region size and value of it in the im size is at						
SIZE Value	Region Size	Value of N ⁽¹⁾	Note			
b00100 (4)	32 B	5	Minimum permitted size			
b01001 (9)	1 KB	10	_			
b10011 (19)	1 MB	20	-			
b11101 (29)	1 GB	30	-			
b11111 (31)	4 GB	b01100	Maximum possible size			

Note: 1. In the MPU_RBAR; see "MPU Region Base Address Register"

• ENABLE: Region Enable

Note: For information about access permission, see "MPU Access Permission Attributes" .

12.11.2.6MPU Region Base Address Register Alias 1

Name: MPU_RBAR_A1

Access: Read /Write Reset: 0x00 000000

31	30	29	28	27	26	25	24
			ADE)R			
23	22	21	20	19	18	17	16
			ADE	OR .			
15	14	13	12	11	10	9	8
			ADD)R			
7	6	5	4	3	2	1	0
	ADDR		VALID		REG	ION	

The MPU_RBAR defines the base address of the MPU region selected by the MPU_RNR, and can update the value of the MPU_RNR.

Write MPU RBAR with the VALID bit set to 1 to change the current region number and update the MPU RNR.

ADDR: Region Base Address

Software must ensure that the value written to the ADDR field aligns with the size of the selected region.

The value of N depends on the region size. The ADDR field is bits[31:N] of the MPU_RBAR. The region size, as specified by the SIZE field in the MPU_RASR, defines the value of N:

N = Log2(Region size in bytes),

If the region size is configured to 4 GB, in the MPU_RASR, there is no valid ADDR field. In this case, the region occupies the complete memory map, and the base address is 0x00000000.

The base address is aligned to the size of the region. For example, a 64 KB region must be aligned on a multiple of 64 KB, for example, at 0x00010000 or 0x00020000.

VALID: MPU Region Number Valid

Write:

0: MPU_RNR not changed, and the processor updates the base address for the region specified in the MPU_RNR, and ignores the value of the REGION field.

1: The processor updates the value of the MPU_RNR to the value of the REGION field, and updates the base address for the region specified in the REGION field.

Always reads as zero.

• REGION: MPU Region

For the behavior on writes, see the description of the VALID field.

On reads, returns the current region number, as specified by the MPU_RNR.



12.11.2.7MPU Region Attribute and Size Register Alias 1

Name: MPU_RASR_A1

Access: Read /Write
Reset: 0x00 000000

31	30	29	28	27	26	25	24
	_		XN	_		AP	
23	22	21	20	19	18	17	16
-	_		TEX		S	С	В
15	14	13	12	11	10	9	8
			SR	RD			
7	6	5	4	3	2	1	0
-	_			SIZE		•	ENABLE

The MPU_RASR defines the region size and memory attributes of the MPU region specified by the MPU_RNR, and enables that region and any subregions.

MPU_RASR is accessible using word or halfword accesses:

- The most significant halfword holds the region attributes.
- The least significant halfword holds the region size, and the region and subregion enable bits.

• XN: Instruction Access Disable

0: Instruction fetches enabled.

1: Instruction fetches disabled.

• AP: Access Permission

See Table 12-38.

• TEX, C, B: Memory Access Attributes

See Table 12-36.

S: Shareable

See Table 12-36.

• SRD: Subregion Disable

For each bit in this field:

0: Corresponding subregion is enabled.

1: Corresponding subregion is disabled.

See "Subregions" for more information.

Region sizes of 128 bytes and less do not support subregions. When writing the attributes for such a region, write the SRD field as 0x00.



• SIZE: Size of the MPU Protection Region

The minimum permitted value is 3 (b00010).

The SIZE field defines the size of the MPU memory region specified by the MPU_RNR. as follows:

(Region size in bytes) = $2^{(SIZE+1)}$

The smallest permitted region size is 32B, corresponding to a SIZE value of 4. The table below gives an example of SIZE values, with the corresponding region size and value of N in the MPU RBAR.

SIZE Value	Region Size	Value of N ⁽¹⁾	Note
b00100 (4)	32 B	5	Minimum permitted size
b01001 (9)	1 KB	10	-
b10011 (19)	1 MB	20	-
b11101 (29)	1 GB	30	-
b11111 (31)	4 GB	b01100	Maximum possible size

Note: 1. In the MPU_RBAR; see "MPU Region Base Address Register"

• ENABLE: Region Enable

Note: For information about access permission, see "MPU Access Permission Attributes" .



12.11.2.8MPU Region Base Address Register Alias 2

Name: MPU_RBAR_A2

Access: Read /Write Reset: 0x00 000000

31	30	29	28	27	26	25	24
			ADI	DR .			
23	22	21	20	19	18	17	16
			ADI	OR .			
15	14	13	12	11	10	9	8
			ADI	DR .			
7	6	5	4	3	2	1	0
	ADDR		VALID		REG	ION	

The MPU_RBAR defines the base address of the MPU region selected by the MPU_RNR, and can update the value of the MPU_RNR.

Write MPU RBAR with the VALID bit set to 1 to change the current region number and update the MPU RNR.

ADDR: Region Base Address

Software must ensure that the value written to the ADDR field aligns with the size of the selected region.

The value of N depends on the region size. The ADDR field is bits[31:N] of the MPU_RBAR. The region size, as specified by the SIZE field in the MPU_RASR, defines the value of N:

N = Log2(Region size in bytes),

If the region size is configured to 4 GB, in the MPU_RASR, there is no valid ADDR field. In this case, the region occupies the complete memory map, and the base address is 0x00000000.

The base address is aligned to the size of the region. For example, a 64 KB region must be aligned on a multiple of 64 KB, for example, at 0x00010000 or 0x00020000.

VALID: MPU Region Number Valid

Write:

0: MPU_RNR not changed, and the processor updates the base address for the region specified in the MPU_RNR, and ignores the value of the REGION field.

1: The processor updates the value of the MPU_RNR to the value of the REGION field, and updates the base address for the region specified in the REGION field.

Always reads as zero.

• REGION: MPU Region

For the behavior on writes, see the description of the VALID field.

On reads, returns the current region number, as specified by the MPU_RNR.



12.11.2.9MPU Region Attribute and Size Register Alias 2

Name: MPU_RASR_A2

Access: Read /Write Reset: 0x00 000000

31	30	29	28	27	26	25	24
	_		XN	_		AP	
23	22	21	20	19	18	17	16
-	-		TEX		S	С	В
15	14	13	12	11	10	9	8
			SF	RD			
7	6	5	4	3	2	1	0
_	_			SIZE			ENABLE

The MPU_RASR defines the region size and memory attributes of the MPU region specified by the MPU_RNR, and enables that region and any subregions.

MPU_RASR is accessible using word or halfword accesses:

- The most significant halfword holds the region attributes.
- The least significant halfword holds the region size, and the region and subregion enable bits.

• XN: Instruction Access Disable

0: Instruction fetches enabled.

1: Instruction fetches disabled.

• AP: Access Permission

See Table 12-38.

• TEX, C, B: Memory Access Attributes

See Table 12-36.

S: Shareable

See Table 12-36.

• SRD: Subregion Disable

For each bit in this field:

0: Corresponding subregion is enabled.

1: Corresponding subregion is disabled.

See "Subregions" for more information.

Region sizes of 128 bytes and less do not support subregions. When writing the attributes for such a region, write the SRD field as 0x00.



• SIZE: Size of the MPU Protection Region

The minimum permitted value is 3 (b00010).

The SIZE field defines the size of the MPU memory region specified by the MPU_RNR. as follows:

(Region size in bytes) = $2^{(SIZE+1)}$

The smallest permitted region size is 32B, corresponding to a SIZE value of 4. The table below gives an example of SIZE values, with the corresponding region size and value of N in the MPU RBAR.

alace, was alle conceptioning region of a analysis of the alle in C_1ter at						
SIZE Value	Region Size Value of N ⁽¹⁾ Note		Note			
b00100 (4)	32 B	5	Minimum permitted size			
b01001 (9)	1 KB	10	-			
b10011 (19)	1 MB	20	-			
b11101 (29)	1 GB	30	-			
b11111 (31)	4 GB	b01100	Maximum possible size			

Note: 1. In the MPU_RBAR; see "MPU Region Base Address Register"

• ENABLE: Region Enable

Note: For information about access permission, see "MPU Access Permission Attributes" .

12.11.2.10MPU Region Base Address Register Alias 3

Name: MPU_RBAR_A3

Access: Read /Write
Reset: 0x00 000000

31	30	29	28	27	26	25	24
			ADE	DR			
23	22	21	20	19	18	17	16
			ADD	OR .			
15	14	13	12	11	10	9	8
			ADI)R			
7	6	5	4	3	2	1	0
	ADDR		VALID		REG	ION	

The MPU_RBAR defines the base address of the MPU region selected by the MPU_RNR, and can update the value of the MPU_RNR.

Write MPU RBAR with the VALID bit set to 1 to change the current region number and update the MPU RNR.

ADDR: Region Base Address

Software must ensure that the value written to the ADDR field aligns with the size of the selected region.

The value of N depends on the region size. The ADDR field is bits[31:N] of the MPU_RBAR. The region size, as specified by the SIZE field in the MPU_RASR, defines the value of N:

N = Log2(Region size in bytes),

If the region size is configured to 4 GB, in the MPU_RASR, there is no valid ADDR field. In this case, the region occupies the complete memory map, and the base address is 0x00000000.

The base address is aligned to the size of the region. For example, a 64 KB region must be aligned on a multiple of 64 KB, for example, at 0x00010000 or 0x00020000.

VALID: MPU Region Number Valid

Write:

- 0: MPU_RNR not changed, and the processor updates the base address for the region specified in the MPU_RNR, and ignores the value of the REGION field.
- 1: The processor updates the value of the MPU_RNR to the value of the REGION field, and updates the base address for the region specified in the REGION field.

Always reads as zero.

• REGION: MPU Region

For the behavior on writes, see the description of the VALID field.

On reads, returns the current region number, as specified by the MPU_RNR.



12.11.2.11MPU Region Attribute and Size Register Alias 3

Name: MPU_RASR_A3

Access: Read /Write Reset: 0x00 000000

31	30	29	28	27	26	25	24
	_		XN	_		AP	
23	22	21	20	19	18	17	16
-	_		TEX		S	С	В
15	14	13	12	11	10	9	8
			SF	RD			
7	6	5	4	3	2	1	0
-	_			SIZE			ENABLE

The MPU_RASR defines the region size and memory attributes of the MPU region specified by the MPU_RNR, and enables that region and any subregions.

MPU_RASR is accessible using word or halfword accesses:

- The most significant halfword holds the region attributes.
- The least significant halfword holds the region size, and the region and subregion enable bits.

• XN: Instruction Access Disable

0: Instruction fetches enabled.

1: Instruction fetches disabled.

• AP: Access Permission

See Table 12-38.

• TEX, C, B: Memory Access Attributes

See Table 12-36.

S: Shareable

See Table 12-36.

• SRD: Subregion Disable

For each bit in this field:

0: Corresponding subregion is enabled.

1: Corresponding subregion is disabled.

See "Subregions" for more information.

Region sizes of 128 bytes and less do not support subregions. When writing the attributes for such a region, write the SRD field as 0x00.



• SIZE: Size of the MPU Protection Region

The minimum permitted value is 3 (b00010).

The SIZE field defines the size of the MPU memory region specified by the MPU_RNR. as follows:

(Region size in bytes) = $2^{(SIZE+1)}$

The smallest permitted region size is 32B, corresponding to a SIZE value of 4. The table below gives an example of SIZE values, with the corresponding region size and value of N in the MPU RBAR.

SIZE Value	ue Region Size Value of N ⁽¹⁾ Note		Note
b00100 (4)	32 B	5	Minimum permitted size
b01001 (9)	1 KB	10	_
b10011 (19)	1 MB	20	-
b11101 (29)	1 GB	30	_
b11111 (31)	4 GB	b01100	Maximum possible size

Note: 1. In the MPU_RBAR; see "MPU Region Base Address Register"

• ENABLE: Region Enable

Note: For information about access permission, see "MPU Access Permission Attributes" .



12.12 Glossary

This glossary describes some of the terms used in technical documents from ARM.

Abort

A mechanism that indicates to a processor that the value associated with a memory access is invalid. An abort can be caused by the external or internal memory system as a result of attempting to access invalid instruction or data memory.

Aligned

A data item stored at an address that is divisible by the number of bytes that defines the data size is said to be aligned. Aligned words and halfwords have addresses that are divisible by four and two respectively. The terms word-aligned and halfword-aligned therefore stipulate addresses that are divisible by four and two respectively.

Banked register

A register that has multiple physical copies, where the state of the processor determines which copy is used. The Stack Pointer, SP (R13) is a banked register.

Base register

In instruction descriptions, a register specified by a load or store instruction that is used to hold the base value for the instruction's address calculation. Depending on the instruction and its addressing mode, an offset can be added to or subtracted from the base register value to form the address that is sent to memory.

See also "Index register"

Big-endian (BE)

Byte ordering scheme in which bytes of decreasing significance in a data word are stored at increasing addresses in memory.

See also "Byte-invariant", "Endianness", "Little-endian (LE)".

Big-endian memory

Memory in which:

a byte or halfword at a word-aligned address is the most significant byte or halfword within the word at that address.

a byte at a halfword-aligned address is the most significant byte within the halfword at that address.

See also "Little-endian memory".

Breakpoint

A breakpoint is a mechanism provided by debuggers to identify an instruction at which program execution is to be halted. Breakpoints are inserted by the programmer to enable inspection of register contents, memory locations, variable values at fixed points in the program execution to test that the program is operating correctly. Breakpoints are removed after the program is successfully tested.



Byte-invariant

In a byte-invariant system, the address of each byte of memory remains unchanged when switching between little-endian and big-endian operation. When a data item larger than a byte is loaded from or stored to memory, the bytes making up that data item are arranged into the correct order depending on the endianness of the memory access.

An ARM byte-invariant implementation also supports unaligned halfword and word memory accesses.

It expects multi-word accesses to be word-aligned.

Cache

A block of on-chip or off-chip fast access memory locations, situated between the processor and main memory, used for storing and retrieving copies of often used instructions, data, or instructions and data. This is done to greatly increase the average speed of memory accesses and so improve processor performance.

Condition field

A four-bit field in an instruction that specifies a condition under which the instruction can execute.

Conditional execution

If the condition code flags indicate that the corresponding condition is true when the instruction starts executing, it executes normally. Otherwise, the instruction does nothing.

Context

The environment that each process operates in for a multitasking operating system. In ARM processors, this is limited to mean the physical address range that it can access in memory and the associated memory access permissions.

Coprocessor

A processor that supplements the main processor. Cortex-M4 does not support any coprocessors.

Debugger

A debugging system that includes a program, used to detect, locate, and correct software faults, together with custom hardware that supports software debugging.

Direct Memory Access (DMA)

An operation that accesses main memory directly, without the processor performing any accesses to the data concerned.

Doubleword

A 64-bit data item. The contents are taken as being an unsigned integer unless otherwise stated.

Doubleword-aligned

A data item having a memory address that is divisible by eight.

Endianness

Byte ordering. The scheme that determines the order that successive bytes of a data word are stored in memory. An aspect of the system's memory mapping.

See also "Little-endian (LE)" and "Big-endian (BE)"



Exception

An event that interrupts program execution. When an exception occurs, the processor suspends the normal program flow and starts execution at the address indicated by the corresponding exception vector. The indicated address contains the first instruction of the handler for the exception.

An exception can be an interrupt request, a fault, or a software-generated system exception. Faults include attempting an invalid memory access, attempting to execute an instruction in an invalid processor state, and attempting to execute an undefined instruction.

See "Interrupt handler".

Exception service routine

Exception vector See "Interrupt vector".

Flat address mapping A system of organizing memory in which each physical address in the memory space is the same as

the corresponding virtual address.

Halfword A 16-bit data item.

Illegal instruction An instruction that is architecturally Undefined.

Implementation-defined The behavior is not architecturally defined, but is defined and documented by individual

implementations.

Implementation-specific

The behavior is not architecturally defined, and does not have to be documented by individual

implementations. Used when there are a number of implementation options available and the option

chosen does not affect software compatibility.

In some load and store instruction descriptions, the value of this register is used as an offset to be

added to or subtracted from the base register value to form the address that is sent to memory. Some addressing modes optionally enable the index register value to be shifted prior to the addition or

subtraction.

See also "Base register".

Interrupt handler A program that control of the processor is passed to when an interrupt occurs.

Interrupt vector One of a number of fixed addresses in low memory, or in high memory if high vectors are configured,

that contains the first instruction of the corresponding interrupt handler.



Little-endian (LE)

Byte ordering scheme in which bytes of increasing significance in a data word are stored at increasing addresses in memory.

See also "Big-endian (BE)", "Byte-invariant", "Endianness".

Little-endian memory

Memory in which:

a byte or halfword at a word-aligned address is the least significant byte or halfword within the word at that address,

a byte at a halfword-aligned address is the least significant byte within the halfword at that address.

See also "Big-endian memory".

Load/store architecture

A processor architecture where data-processing operations only operate on register contents, not directly on memory contents.

Memory Protection Unit (MPU)

Hardware that controls access permissions to blocks of memory. An MPU does not perform any address translation.

Prefetching

In pipelined processors, the process of fetching instructions from memory to fill up the pipeline before the preceding instructions have finished executing. Prefetching an instruction does not mean that the instruction has to be executed.

Preserved

Preserved by writing the same value back that has been previously read from the same field on the same processor.

Read

Reads are defined as memory operations that have the semantics of a load. Reads include the Thumb instructions LDM, LDR, LDRSH, LDRH, LDRSB, LDRB, and POP.

Region

A partition of memory space.

Reserved

A field in a control register or instruction format is reserved if the field is to be defined by the implementation, or produces Unpredictable results if the contents of the field are not zero. These fields are reserved for use in future extensions of the architecture or are implementation-specific. All reserved bits not used by the implementation must be written as 0 and read as 0.

Thread-safe

In a multi-tasking environment, thread-safe functions use safeguard mechanisms when accessing shared resources, to ensure correct operation without the risk of shared access conflicts.

Thumb instruction

One or two halfwords that specify an operation for a processor to perform. Thumb instructions must be halfword-aligned.



Unaligned

A data item stored at an address that is not divisible by the number of bytes that defines the data size

is said to be unaligned. For example, a word stored at an address that is not divisible by four.

Undefined

Indicates an instruction that generates an Undefined instruction exception.

Unpredictable

One cannot rely on the behavior. Unpredictable behavior must not represent security holes. Unpredictable behavior must not halt or hang the processor, or any parts of the system.

Warm reset

Also known as a core reset. Initializes the majority of the processor excluding the debug controller and

debug logic. This type of reset is useful if debugging features of a processor.

WA

See "Write-allocate (WA)".

WB

See "Write-back (WB)".

Word

A 32-bit data item.

Write

Writes are defined as operations that have the semantics of a store. Writes include the Thumb

instructions STM, STR, STRH, STRB, and PUSH.

Write-allocate (WA)

In a write-allocate cache, a cache miss on storing data causes a cache line to be allocated into the

cache.

Write-back (WB)

In a write-back cache, data is only written to main memory when it is forced out of the cache on line

replacement following a cache miss. Otherwise, writes by the processor only update the cache. This is

also known as copyback.

Write buffer

A block of high-speed memory, arranged as a FIFO buffer, between the data cache and main memory,

whose purpose is to optimize stores to main memory.

Write-through (WT)

In a write-through cache, data is written to main memory at the same time as the cache is updated.



13. Debug and Test Features


13.1 Description

The SAM4 series microcontrollers feature a number of complementary debug and test capabilities. The Serial Wire/JTAG Debug Port (SWJ-DP) combining a Serial Wire Debug Port (SW-DP) and JTAG Debug (JTAG-DP) port is used for standard debugging functions, such as downloading code and single-stepping through programs. It also embeds a serial wire trace.

13.2 Embedded Characteristics

- Debug access to all memory and registers in the system, including Cortex-M4 register bank when the core is running, halted, or held in reset.
- Serial Wire Debug Port (SW-DP) and Serial Wire JTAG Debug Port (SWJ-DP) debug access
- Flash Patch and Breakpoint (FPB) unit for implementing breakpoints and code patches
- Data Watchpoint and Trace (DWT) unit for implementing watchpoints, data tracing, and system profiling
- Instrumentation Trace Macrocell (ITM) for support of printf style debugging
- IEEE1149.1 JTAG Boundary-can on All Digital Pins

Figure 13-1. Debug and Test Block Diagram






13.3 Application Examples

13.3.1 Debug Environment

Figure 13-2 shows a complete debug environment example. The SWJ-DP interface is used for standard debugging functions, such as downloading code and single-stepping through the program and viewing core and peripheral registers.


Figure 13-2. Application Debug Environment Example



13.3.2 Test Environment

Figure 13-3 shows a test environment example (JTAG Boundary scan). Test vectors are sent and interpreted by the tester. In this example, the "board in test" is designed using a number of JTAG-compliant devices. These devices can be connected to form a single scan chain.

Figure 13-3. Application Test Environment Example



13.4 Debug and Test Pin Description

Table 13-1. Debug and Test Signal List

Signal Name	Function	Туре	Active Level						
Reset/Test									
NRST	Microcontroller Reset	Input/Output	Low						
TST	Test Select	Input							
	SWD/JTAG								
TCK/SWCLK	Test Clock/Serial Wire Clock	Input							
TDI	Test Data In	Input							
TDO/TRACESWO	Test Data Out/Trace Asynchronous Data Out	Output							
TMS/SWDIO	Test Mode Select/Serial Wire Input/Output	Input							
JTAGSEL	JTAG Selection	Input	High						



13.5 Functional Description

13.5.1 Test Pin

One dedicated pin, TST, is used to define the device operating mode. When this pin is at low level during power-up, the device is in normal operating mode. When at high level, the device is in test mode or FFPI mode. The TST pin integrates a permanent pull-down resistor of about 15 kW,so that it can be left unconnected for normal operation. Note that when setting the TST pin to low or high level at power up, it must remain in the same state during the duration of the whole operation.


13.5.2 Debug Architecture

Figure 13-4 shows the Debug Architecture used in the SAM4. The Cortex-M4 embeds four functional units for debug:

- SWJ-DP (Serial Wire/JTAG Debug Port)
- FPB (Flash Patch Breakpoint)
- DWT (Data Watchpoint and Trace)
- ITM (Instrumentation Trace Macrocell)
- TPIU (Trace Port Interface Unit)

The debug architecture information that follows is mainly dedicated to developers of SWJ-DP Emulators/Probes and debugging tool vendors for Cortex-M4 based microcontrollers. For further details on SWJ-DP see the Cortex-M4 technical reference manual.

Figure 13-4. Debug Architecture



13.5.3 Serial Wire/JTAG Debug Port (SWJ-DP)

The Cortex-M4 embeds a SWJ-DP Debug port which is the standard CoreSight[™] debug port. It combines Serial Wire Debug Port (SW-DP), from 2 to 3 pins and JTAG debug Port (JTAG-DP), 5 pins.

By default, the JTAG Debug Port is active. If the host debugger wants to switch to the Serial Wire Debug Port, it must provide a dedicated JTAG sequence on TMS/SWDIO and TCK/SWCLK which disables JTAG-DP and enables SW-DP.



When the Serial Wire Debug Port is active, TDO/TRACESWO can be used for trace. The asynchronous TRACE output (TRACESWO) is multiplexed with TDO. So the asynchronous trace can only be used with SW-DP, not JTAG-DP.

Table 13-2. SWJ-DP Pin List

Pin Name	JTAG Port	Serial Wire Debug Port
TMS/SWDIO	TMS	SWDIO
TCK/SWCLK	TCK	SWCLK
TDI	TDI	-
TDO/TRACESWO	TDO	TRACESWO (optional: trace)

SW-DP or JTAG-DP mode is selected when JTAGSEL is low. It is not possible to switch directly between SWJ-DP and JTAG boundary scan operations. A chip reset must be performed after JTAGSEL is changed.

13.5.3.1 SW-DP and JTAG-DP Selection Mechanism

Debug port selection mechanism is done by sending specific **SWDIOTMS** sequence. The JTAG-DP is selected by default after reset.

- Switch from JTAG-DP to SW-DP. The sequence is:
 - Send more than 50 SWCLKTCK cycles with SWDIOTMS = 1
 - Send the 16-bit sequence on SWDIOTMS = 0111100111100111 (0x79E7 MSB first)
 - Send more than 50 SWCLKTCK cycles with SWDIOTMS = 1
- Switch from SWD to JTAG. The sequence is:
 - Send more than 50 SWCLKTCK cycles with SWDIOTMS = 1
 - Send the 16-bit sequence on **SWDIOTMS** = 0011110011100111 (0x3CE7 MSB first)
 - Send more than 50 SWCLKTCK cycles with SWDIOTMS = 1

13.5.4 FPB (Flash Patch Breakpoint)

The FPB:

- Implements hardware breakpoints
- Patches code and data from code space to system space.

The FPB unit contains:

- Two literal comparators for matching against literal loads from Code space, and remapping to a corresponding area in System space.
- Six instruction comparators for matching against instruction fetches from Code space and remapping to a corresponding area in System space.
- Alternatively, comparators can also be configured to generate a Breakpoint instruction to the processor core on a match.

13.5.5 DWT (Data Watchpoint and Trace)

The DWT contains four comparators which can be configured to generate the following:

- PC sampling packets at set intervals
- PC or Data watchpoint packets
- Watchpoint event to halt core

The DWT contains counters for the items that follow:

Clock cycle (CYCCNT)



- Folded instructions
- Load Store Unit (LSU) operations
- Sleep Cycles
- CPI (all instruction cycles except for the first cycle)
- Interrupt overhead

13.5.6 ITM (Instrumentation Trace Macrocell)

The ITM is an application driven trace source that supports printf style debugging to trace Operating System (OS) and application events, and emits diagnostic system information. The ITM emits trace information as packets which can be generated by three different sources with several priority levels:

- Software trace: Software can write directly to ITM stimulus registers. This can be done thanks to the "printf" function. For more information, refer to Section 13.5.6.1 "How to Configure the ITM".
- Hardware trace: The ITM emits packets generated by the DWT.
- **Time stamping**: Timestamps are emitted relative to packets. The ITM contains a 21-bit counter to generate the timestamp.

13.5.6.1 How to Configure the ITM

The following example describes how to output trace data in asynchronous trace mode.

- Configure the TPIU for asynchronous trace mode (refer to Section 13.5.6.3 "5.4.3. How to Configure the TPIU")
- Enable the write accesses into the ITM registers by writing "0xC5ACCE55" into the Lock Access Register (Address: 0xE0000FB0)
- Write 0x00010015 into the Trace Control Register:
 - Enable ITM
 - Enable Synchronization packets
 - Enable SWO behavior
 - Fix the ATB ID to 1
- Write 0x1 into the Trace Enable Register:
 - Enable the Stimulus port 0
- Write 0x1 into the Trace Privilege Register:
 - Stimulus port 0 only accessed in privileged mode (Clearing a bit in this register will result in the corresponding stimulus port being accessible in user mode.)
- Write into the Stimulus port 0 register: TPIU (Trace Port Interface Unit)

The TPIU acts as a bridge between the on-chip trace data and the Instruction Trace Macrocell (ITM).

The TPIU formats and transmits trace data off-chip at frequencies asynchronous to the core.

13.5.6.2 Asynchronous Mode

The TPIU is configured in asynchronous mode, trace data are output using the single TRACESWO pin. The TRACESWO signal is multiplexed with the TDO signal of the JTAG Debug Port. As a consequence, asynchronous trace mode is only available when the Serial Wire Debug mode is selected since TDO signal is used in JTAG debug mode.

Two encoding formats are available for the single pin output:

- Manchester encoded stream. This is the reset value.
- NRZ based UART byte structure



13.5.6.3 5.4.3. How to Configure the TPIU

This example only concerns the asynchronous trace mode.

- Set the TRCENA bit to 1 into the Debug Exception and Monitor Register (0xE000EDFC) to enable the use of trace and debug blocks.
- Write 0x2 into the Selected Pin Protocol Register
 - Select the Serial Wire Output NRZ
- Write 0x100 into the Formatter and Flush Control Register
- Set the suitable clock prescaler value into the Async Clock Prescaler Register to scale the baud rate of the asynchronous output (this can be done automatically by the debugging tool).

13.5.7 IEEE® 1149.1 JTAG Boundary Scan

IEEE 1149.1 JTAG Boundary Scan allows pin-level access independent of the device packaging technology.

IEEE 1149.1 JTAG Boundary Scan is enabled when TST is tied to low, while JTAGSEL is high during power-up, and must be kept in this state during the whole boundary scan operation. The SAMPLE, EXTEST and BYPASS functions are implemented. In SWD/JTAG debug mode, the ARM processor responds with a non-JTAG chip ID that identifies the processor. This is not IEEE 1149.1 JTAG-compliant.

It is not possible to switch directly between JTAG Boundary Scan and SWJ Debug Port operations. A chip reset must be performed after JTAGSEL is changed.

A Boundary-scan Descriptor Language (BSDL) file is provided on Atmel's web site to set up the test.

13.5.7.1 JTAG Boundary-scan Register

The Boundary-scan Register (BSR) contains a number of bits which correspond to active pins and associated control signals.

Each SAM4 input/output pin corresponds to a 3-bit register in the BSR. The OUTPUT bit contains data that can be forced on the pad. The INPUT bit facilitates the observability of data applied to the pad. The CONTROL bit selects the direction of the pad.

For more information, please refer to BDSL files available for the SAM4 Series.



13.5.8 ID Code Register

Access: Read-only

31	30	29	28	27	26	25	24	
	VERSION			PART NUMBER				
23	22	21	20	19	18	17	16	
			PART NI	JMBER				
15	14	13	12	11	10	9	8	
	PART N	UMBER						
7	6	5	4	3	2	1	0	
		MANL	JFACTURER IDEN	YTITY			1	

• VERSION[31:28]: Product Version Number

Set to 0x0.

• PART NUMBER[27:12]: Product Part Number

Chip Name	Chip ID
SAM4S	0x05B32

• MANUFACTURER IDENTITY[11:1]

Set to 0x01F.

• Bit[0] Required by IEEE Std. 1149.1.

Set to 0x1.

Chip Name	JTAG ID Code
SAM4S	0x05B3203F

14. Reset Controller (RSTC)

14.1 Description

The Reset Controller (RSTC), based on power-on reset cells, handles all the resets of the system without any external components. It reports which reset occurred last.


The Reset Controller also drives independently or simultaneously the external reset and the peripheral and processor resets.

14.2 Embedded Characteristics

- Management of All System Resets, Including
 - External Devices through the NRST Pin
 - Processor Reset
 - Processor Peripheral Set Reset
- Based on Embedded Power-on Cell
- Reset Source Status
 - Status of the Last Reset
 - Either Software Reset, User Reset, Watchdog Reset
- External Reset Signal Shaping

14.3 Block Diagram

Figure 14-1. Reset Controller Block Diagram





14.4 Functional Description

14.4.1 Reset Controller Overview

The Reset Controller is made up of an NRST Manager and a Reset State Manager. It runs at Slow Clock and generates the following reset signals:

- proc nreset: processor reset line. It also resets the Watchdog Timer.
- periph_nreset: affects the whole set of embedded peripherals
- nrst out: drives the NRST pin

These reset signals are asserted by the Reset Controller, either on external events or on software action. The Reset State Manager controls the generation of reset signals and provides a signal to the NRST Manager when an assertion of the NRST pin is required.

The NRST Manager shapes the NRST assertion during a programmable time, thus controlling external device resets.


The Reset Controller Mode Register (RSTC_MR), allowing the configuration of the Reset Controller, is powered with VDDIO, so that its configuration is saved as long as VDDIO is on.

14.4.2 NRST Manager

After power-up, NRST is an output during the ERSTL time period defined in the RSTC_MR. When ERSTL has elapsed, the pin behaves as an input and all the system is held in reset if NRST is tied to GND by an external signal.

The NRST Manager samples the NRST input pin and drives this pin low when required by the Reset State Manager. Figure 14-2 shows the block diagram of the NRST Manager.

Figure 14-2. NRST Manager



14.4.2.1 NRST Signal or Interrupt

The NRST Manager samples the NRST pin at Slow Clock speed. When the line is detected low, a User Reset is reported to the Reset State Manager.

However, the NRST Manager can be programmed to not trigger a reset when an assertion of NRST occurs. Writing a 0 to bit URSTEN in the RSTC_MR disables the User Reset trigger.

The level of the pin NRST can be read at any time in bit NRSTL (NRST level) in the RSTC_SR. As soon as the pin NRST is asserted, bit URSTS in the RSTC_SR is set. This bit clears only when the RSTC_SR is read.

The Reset Controller can also be programmed to generate an interrupt instead of generating a reset. To do so, a 1 must be written to bit URSTIEN in the RSTC MR.



14.4.2.2 NRST External Reset Control

The Reset State Manager asserts the signal exter_nreset to assert the NRST pin. When this occurs, the "nrst_out" signal is driven low by the NRST Manager for a time programmed by field ERSTL in the RSTC_MR. This assertion duration, named EXTERNAL_RESET_LENGTH, lasts 2^(ERSTL+1) Slow Clock cycles. This gives the approximate duration of an assertion between 60 µs and 2 seconds. Note that ERSTL at 0 defines a two-cycle duration for the NRST pulse.

This feature allows the Reset Controller to shape the NRST pin level, and thus to guarantee that the NRST line is driven low for a time compliant with potential external devices connected on the system reset.

As the ERSTL field is in the RSTC_MR, which is backed-up, it can be used to shape the system power-up reset for devices requiring a longer startup time than the Slow Clock Oscillator.

14.4.3 Brownout Manager

The Brownout manager is embedded within the Supply Controller, please refer to the product Supply Controller section for a detailed description.

14.4.4 Reset States

The Reset State Manager handles the different reset sources and generates the internal reset signals. It reports the reset status in field RSTTYP of the Status Register (RSTC_SR). The update of the field RSTTYP is performed when the processor reset is released.


14.4.4.1 General Reset

A general reset occurs when a VDDIO Power-on-reset is detected, a Brownout or a Voltage regulation loss is detected by the Supply controller. The vddcore_nreset signal is asserted by the Supply Controller when a general reset occurs.

All the reset signals are released and field RSTTYP in the RSTC_SR reports a General Reset. As the RSTC_MR is reset, the NRST line rises two cycles after the vddcore nreset, as ERSTL defaults at value 0x0.

Figure 14-3 shows how the General Reset affects the reset signals.

Figure 14-3. General Reset State





14.4.4.2 Backup Reset

A Backup Reset occurs when the chip exits from Backup Mode. While exiting Backup Mode, the vddcore_nreset signal is asserted by the Supply Controller.

Field RSTTYP in the RSTC SR is updated to report a Backup Reset.

14.4.4.3 User Reset

The User Reset is entered when a low level is detected on the NRST pin and bit URSTEN in the RSTC_MR is at 1. The NRST input signal is resynchronized with SLCK to insure proper behavior of the system.


The User Reset is entered as soon as a low level is detected on NRST. The Processor Reset and the Peripheral Reset are asserted.

The User Reset is left when NRST rises, after a two-cycle resynchronization time and a 3-cycle processor startup. The processor clock is re-enabled as soon as NRST is confirmed high.

When the processor reset signal is released, field RSTTYP in the RSTC_SR is loaded with the value 0x4, indicating a User Reset.

The NRST Manager guarantees that the NRST line is asserted for EXTERNAL_RESET_LENGTH Slow Clock cycles, as programmed in field ERSTL. However, if NRST does not rise after EXTERNAL_RESET_LENGTH because it is driven low externally, the internal reset lines remain asserted until NRST actually rises.

Figure 14-4. User Reset State



14.4.4.4 Software Reset

The Reset Controller offers several commands used to assert the different reset signals. These commands are performed by writing the Control Register (RSTC_CR) with the following bits at 1:

- PROCRST: Writing PROCRST at 1 resets the processor and the watchdog timer.
- PERRST: Writing PERRST at 1 resets all the embedded peripherals including the memory system, and, in particular, the Remap Command. The Peripheral Reset is generally used for debug purposes.
 Except for debug purposes, PERRST must always be used in conjunction with PROCRST (PERRST and PROCRST set both at 1 simultaneously).



• EXTRST: Writing EXTRST at 1 asserts low the NRST pin during a time defined by the field ERSTL in the Mode Register (RSTC_MR).

The software reset is entered if at least one of these bits is set by the software. All these commands can be performed independently or simultaneously. The software reset lasts 3 Slow Clock cycles.


The internal reset signals are asserted as soon as the register write is performed. This is detected on the Master Clock (MCK). They are released when the software reset is left, i.e., synchronously to SLCK.

If EXTRST is set, the nrst_out signal is asserted depending on the programming of the field ERSTL. However, the resulting falling edge on NRST does not lead to a User Reset.

If and only if the PROCRST bit is set, the Reset Controller reports the software status in the field RSTTYP of the Status Register (RSTC SR). Other Software Resets are not reported in RSTTYP.

As soon as a software operation is detected, the bit SRCMP (Software Reset Command in Progress) is set in the RSTC_SR. It is cleared as soon as the software reset is left. No other software reset can be performed while the SRCMP bit is set, and writing any value in the RSTC_CR has no effect.

Figure 14-5. Software Reset



14.4.4.5 Watchdog Reset

The Watchdog Reset is entered when a watchdog fault occurs. This state lasts three Slow Clock cycles.

When in Watchdog Reset, assertion of the reset signals depends on the WDRPROC bit in the WDT MR:


- If WDRPROC is 0, the Processor Reset and the Peripheral Reset are asserted. The NRST line is also asserted, depending on the programming of the field ERSTL. However, the resulting low level on NRST does not result in a User Reset state.
- If WDRPROC = 1, only the processor reset is asserted.



The Watchdog Timer is reset by the proc_nreset signal. As the watchdog fault always causes a processor reset if WDRSTEN is set, the Watchdog Timer is always reset after a Watchdog Reset, and the Watchdog is enabled by default and with a period set to a maximum.

When the WDRSTEN in the WDT_MR bit is reset, the watchdog fault has no impact on the reset controller.

Figure 14-6. Watchdog Reset



14.4.5 Reset State Priorities

The Reset State Manager manages the following priorities between the different reset sources, given in descending order:

- General Reset
- Backup Reset
- Watchdog Reset
- Software Reset
- User Reset

Particular cases are listed below:

- When in User Reset:
 - A watchdog event is impossible because the Watchdog Timer is being reset by the proc_nreset signal.
 - A software reset is impossible, since the processor reset is being activated.
- When in Software Reset:
 - A watchdog event has priority over the current state.
 - The NRST has no effect.
- When in Watchdog Reset:
 - The processor reset is active and so a Software Reset cannot be programmed.
 - A User Reset cannot be entered.




14.4.6 Reset Controller Status Register

The Reset Controller status register (RSTC_SR) provides several status fields:

- RSTTYP field: This field gives the type of the last reset, as explained in previous sections.
- SRCMP bit: This field indicates that a Software Reset Command is in progress and that no further software
 reset should be performed until the end of the current one. This bit is automatically cleared at the end of the
 current software reset.
- NRSTL bit: The NRSTL bit of the Status Register gives the level of the NRST pin sampled on each MCK rising edge.
- URSTS bit: A high-to-low transition of the NRST pin sets the URSTS bit of the RSTC_SR. This transition is also detected on the Master Clock (MCK) rising edge (see Figure 14-7). If the User Reset is disabled (URSTEN = 0) and if the interruption is enabled by the URSTIEN bit in the RSTC_MR, the URSTS bit triggers an interrupt. Reading the RSTC_SR resets the URSTS bit and clears the interrupt.

Figure 14-7. Reset Controller Status and Interrupt





14.5 Reset Controller (RSTC) User Interface

Table 14-1. Register Mapping

Offset	Register	Name	Access	Reset
0x00	Control Register	RSTC_CR	Write-only	-
0x04	Status Register	RSTC_SR	Read-only	0x0000_0000
0x08	Mode Register	RSTC_MR	Read/Write	0x0000 0001

14.5.1 Reset Controller Control Register

Name: RSTC_CR
Address: 0x400E1400
Access: Write-only

ACCESS.	vviile-only						
31	30	29	28	27	26	25	24
			KI	ΞY			
23	22	21	20	19	18	17	16
_	_	_	-	_	_	-	-
15	14	13	12	11	10	9	8
_	_	_	-	_	1	-	_
7	6	5	4	3	2	1	0
_	_	_	_	EXTRST	PERRST	_	PROCRST

• PROCRST: Processor Reset

0: No effect.

1: If KEY is correct, resets the processor.

• PERRST: Peripheral Reset

0: No effect.

1: If KEY is correct, resets the peripherals.

• EXTRST: External Reset

0: No effect.

1: If KEY is correct, asserts the NRST pin.

• KEY: System Reset Key

Value	Name	Description
0xA5	PASSWD	Writing any other value in this field aborts the write operation.



14.5.2 Reset Controller Status Register

Name: RSTC_SR
Address: 0x400E1404
Access: Read-only

Access:	Read-only						
31	30	29	28	27	26	25	24
_	_	_	-	-	_	_	-
23	22	21	20	19	18	17	16
_	_	_	-	-	_	SRCMP	NRSTL
15	14	13	12	11	10	9	8
_	_	_	_	_		RSTTYP	
7	6	5	4	3	2	1	0
_	_	_	_	_	_	_	URSTS

URSTS: User Reset Status

0: No high-to-low edge on NRST happened since the last read of RSTC_SR.

1: At least one high-to-low transition of NRST has been detected since the last read of RSTC_SR.

RSTTYP: Reset Type

Value	Name	Description
0	GENERAL_RST	First power-up Reset
1	BACKUP_RST	Return from Backup Mode
2	WDT_RST	Watchdog fault occurred
3	SOFT_RST	Processor reset required by the software
4	USER_RST	NRST pin detected low

Reports the cause of the last processor reset. Reading this RSTC_SR does not reset this field.

NRSTL: NRST Pin Level

Registers the NRST Pin Level at Master Clock (MCK)

• SRCMP: Software Reset Command in Progress

0: No software command is being performed by the reset controller. The reset controller is ready for a software command.

1: A software reset command is being performed by the reset controller. The reset controller is busy.

14.5.3 Reset Controller Mode Register

Name: RSTC_MR
Address: 0x400E1408
Access: Read/Write

Access:	Read/Write						
31	30	29	28	27	26	25	24
			KE	ΞY			
23	22	21	20	19	18	17	16
_	-	_	-	_	_	_	_
15	14	13	12	11	10	9	8
_	_	_	_		ER	STL	
7	6	5	4	3	2	1	0
_	_		URSTIEN	_	_	_	URSTEN

This register can only be written if the WPEN bit is cleared in the System Controller Write Protection Mode Register (SYSC_WPMR).

URSTEN: User Reset Enable

0: The detection of a low level on the pin NRST does not generate a User Reset.

1: The detection of a low level on the pin NRST triggers a User Reset.

• URSTIEN: User Reset Interrupt Enable

0: USRTS bit in RSTC_SR at 1 has no effect on rstc_irq.

1: USRTS bit in RSTC_SR at 1 asserts rstc_irq if URSTEN = 0.

• ERSTL: External Reset Length

This field defines the external reset length. The external reset is asserted during a time of $2^{(ERSTL+1)}$ Slow Clock cycles. This allows assertion duration to be programmed between 60 µs and 2 seconds. Note that synchronization cycles must also be considered when calculating the actual reset length as previously described.

KEY: Write Access Password

Value	Name	Description		
0xA5	PASSWD	Writing any other value in this field aborts the write operation. Always reads as 0.		



15. Real-time Timer (RTT)

15.1 Description

The Real-time Timer (RTT) is built around a 32-bit counter used to count roll-over events of the programmable 16-bit prescaler driven from the 32 kHz slow clock source. It generates a periodic interrupt and/or triggers an alarm on a programmed value.

The RTT can also be configured to be driven by the RTC 1 Hz signal, thus taking advantage of a calibrated 1 Hz clock.


The slow clock source can be fully disabled to reduce power consumption when only an elapsed seconds count is required.

15.2 Embedded Characteristics

- 32-bit Free-running Counter on prescaled slow clock or RTC calibrated 1 Hz clock
- 16-bit Configurable Prescaler
- Interrupt on Alarm

15.3 Block Diagram

Figure 15-1. Real-time Timer



15.4 Functional Description

The programmable 16-bit prescaler value can be configured in the field RTPRES of the Real-time Timer Mode Register (RTT_MR).

Configuring the RTPRES field value to 0x8000 (default value) corresponds to feeding the real-time counter with a 1 Hz signal (if the slow clock is 32.768 kHz). The 32-bit counter can count up to 2^{32} seconds, corresponding to more than 136 years, then roll over to 0. Bit RTTINC in the Real-time Timer Status Register (RTT_SR) is set each time there is a prescaler roll-over.

The real-time 32-bit counter can also be supplied by the RTC 1 Hz clock. This mode is interesting when the RTC 1 Hz is calibrated (CORRECTION field \neq 0 in RTC_MR) in order to guaranty the synchronism between RTC and RTT counters.

Setting bit RTC1HZ in the RTT_MR drives the 32-bit RTT counter from the RTC 1 Hz clock. In this mode, the RTPRES field has no effect on the 32-bit counter.

The prescaler roll-over generates an increment of the Real-time Timer counter if RTC1HZ = 0, else if RTC1HZ = 1, the Real-time Timer counter is incremented every second. Bit RTTINC is set independently from the 32-bit counter increment.

The Real-time Timer can also be used as a free-running timer with a lower time-base. The best accuracy is achieved by writing RTPRES to 3. Programming RTPRES to 1 or 2 is possible, but may result in losing status events because the Real-time Time Status Register (RTT_SR) is cleared two slow clock cycles after read. Thus if the RTT is configured to trigger an interrupt, the interrupt occurs two slow clock cycles after reading the RTT_SR. To prevent several executions of the interrupt handler, the interrupt must be disabled in the interrupt handler and re-enabled when the RTT_SR is cleared.

The current real-time value (CRTV) can be read at any time in the Real-time Timer Value Register (RTT_VR). As this value can be updated asynchronously from the Master Clock, it is advisable to read this register twice at the same value to improve accuracy of the returned value.

The current value of the counter is compared with the value written in the Real-time Timer Alarm Register (RTT_AR). If the counter value matches the alarm, the bit ALMS in the RTT_SR is set. The RTT_AR is set to its maximum value (0xFFFF_FFF) after a reset.

The alarm interrupt must be disabled (ALMIEN must be cleared in RTT_MR) when writing a new ALMV value in the RTT_AR.

The RTTINC bit can be used to start a periodic interrupt, the period being one second when the RTPRES field value = 0x8000 and the slow clock = 32.768 Hz.

The RTTINCIEN bit must be cleared prior to writing a new RTPRES value in the RTT MR.


Reading the RTT SR automatically clears the RTTINC and ALMS bits.

Writing the bit RTTRST in the RTT_MR immediately reloads and restarts the clock divider with the new programmed value. This also resets the 32-bit counter.

When not used, the Real-time Timer can be disabled in order to suppress dynamic power consumption in this module. This can be achieved by setting the RTTDIS bit in the RTT MR.



Figure 15-2. RTT Counting



15.5 Real-time Timer (RTT) User Interface

Table 15-1. Register Mapping

Offset	Register	Name	Access	Reset
0x00	Mode Register	RTT_MR	Read/Write	0x0000_8000
0x04	Alarm Register	RTT_AR	Read/Write	0xFFFF_FFFF
0x08	Value Register	RTT_VR	Read-only	0x0000_0000
0x0C	Status Register	RTT_SR	Read-only	0x0000_0000



15.5.1 Real-time Timer Mode Register

Name: RTT_MR
Address: 0x400E1430
Access: Read /Write

7100000: 110aa	7 *************************************						
31	30	29	28	27	26	25	24
_	-	_	-	_	_	-	RTC1HZ
23	22	21	20	19	18	17	16
-	_	_	RTTDIS	_	RTTRST	RTTINCIEN	ALMIEN
15	14	13	12	11	10	9	8
			RTP	RES			
7	6	5	4	3	2	1	0
			RTP	RES			

RTPRES: Real-time Timer Prescaler Value

Defines the number of SLCK periods required to increment the Real-time timer. RTPRES is defined as follows:

RTPRES = 0: The prescaler period is equal to 2^{16} * SLCK period.

RTPRES ≠ 0: The prescaler period is equal to RTPRES * SLCK period.

Note: The RTTINCIEN bit must be cleared prior to writing a new RTPRES value.

• ALMIEN: Alarm Interrupt Enable

0: The bit ALMS in RTT_SR has no effect on interrupt.

1: The bit ALMS in RTT_SR asserts interrupt.

• RTTINCIEN: Real-time Timer Increment Interrupt Enable

0: The bit RTTINC in RTT SR has no effect on interrupt.

1: The bit RTTINC in RTT_SR asserts interrupt.

• RTTRST: Real-time Timer Restart

0: No effect.

1: Reloads and restarts the clock divider with the new programmed value. This also resets the 32-bit counter.

• RTTDIS: Real-time Timer Disable

0: The real-time timer is enabled.

1: The real-time timer is disabled (no dynamic power consumption).

Note: RTTDIS is write only.

• RTC1HZ: Real-Time Clock 1 Hz Clock Selection

0: The RTT 32-bit counter is driven by the 16-bit prescaler roll-over events.

1: The RTT 32-bit counter is driven by the RTC 1 Hz clock.

Note: RTC1HZ is write only.

15.5.2 Real-time Timer Alarm Register

Name: RTT_AR
Address: 0x400E1434
Access: Read/Write

31	30	29	28	27	26	25	24	
			AL	MV				
23	22	21	20	19	18	17	16	
	ALMV							
15	14	13	12	11	10	9	8	
			AL	MV				
7	6	5	4	3	2	1	0	
			AL	MV				

• ALMV: Alarm Value

Defines the alarm value (ALMV+1) compared with the Real-time Timer.

Note: The alarm interrupt must be disabled (ALMIEN must be cleared in RTT_MR) when writing a new ALMV value.



15.5.3 Real-time Timer Value Register

Name: RTT_VR
Address: 0x400E1438
Access: Read-only

31	30	29	28	27	26	25	24
			CR	RTV			
23	22	21	20	19	18	17	16
			CR	RTV			
15	14	13	12	11	10	9	8
			CR	RTV			
7	6	5	4	3	2	1	0
			CR	RTV			

• CRTV: Current Real-time Value

Returns the current value of the Real-time Timer.

15.5.4 Real-time Timer Status Register

Name: RTT_SR
Address: 0x400E143C

Access: Read-only

Access:	Read-only						
31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	-
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
_	_	-	_	_	_	_	_
7	6	5	4	3	2	1	0
_	_	_	_	_	_	RTTINC	ALMS

• ALMS: Real-time Alarm Status

0: The Real-time Alarm has not occurred since the last read of RTT_SR.

1: The Real-time Alarm occurred since the last read of RTT_SR.

• RTTINC: Prescaler Roll-over Status

0: No prescaler roll-over occurred since the last read of the RTT_SR.

1: Prescaler roll-over occurred since the last read of the RTT_SR.

16. Real-time Clock (RTC)

16.1 Description

The Real-time Clock (RTC) peripheral is designed for very low power consumption. For optimal functionality, the RTC requires an accurate external 32.768 kHz clock, which can be provided by a crystal oscillator.

It combines a complete time-of-day clock with alarm and a two-hundred-year Gregorian or Persian calendar, complemented by a programmable periodic interrupt. The alarm and calendar registers are accessed by a 32-bit data bus.

The time and calendar values are coded in binary-coded decimal (BCD) format. The time format can be 24-hour mode or 12-hour mode with an AM/PM indicator.

Updating time and calendar fields and configuring the alarm fields are performed by a parallel capture on the 32-bit data bus. An entry control is performed to avoid loading registers with incompatible BCD format data or with an incompatible date according to the current month/year/century.

A clock divider calibration circuitry enables to compensate crystal oscillator frequency inaccuracy.


An RTC output can be programmed to generate several waveforms, including a prescaled clock derived from 32.768 kHz.

16.2 Embedded Characteristics

- Ultra Low Power Consumption
- Full Asynchronous Design
- Gregorian Calendar up to 2099 or Persian Calendar
- Programmable Periodic Interrupt
- Safety/security features:
 - Valid Time and Date Programmation Check
 - On-The-Fly Time and Date Validity Check
- Crystal Oscillator Clock Calibration
- Waveform Generation
- Register Write Protection

16.3 Block Diagram

Figure 16-1. RTC Block Diagram



16.4 Product Dependencies

16.4.1 Power Management

The Real-time Clock is continuously clocked at 32.768 kHz. The Power Management Controller has no effect on RTC behavior.

16.4.2 Interrupt

RTC interrupt line is connected on one of the internal sources of the interrupt controller. RTC interrupt requires the interrupt controller to be programmed first.

16.5 Functional Description

The RTC provides a full binary-coded decimal (BCD) clock that includes century (19/20), year (with leap years), month, date, day, hours, minutes and seconds.

The valid year range is 1900 to 2099 in Gregorian mode, a two-hundred-year calendar(or 1300 to 1499 in Persian mode).

The RTC can operate in 24-hour mode or in 12-hour mode with an AM/PM indicator.

Corrections for leap years are included (all years divisible by 4 being leap years). This is correct up to the year 2099.

The RTC can generate configurable waveforms on RTCOUT0/1 outputs.

16.5.1 Reference Clock

The reference clock is Slow Clock (SLCK). It can be driven internally or by an external 32.768 kHz crystal.

During low power modes of the processor, the oscillator runs and power consumption is critical. The crystal selection has to take into account the current consumption for power saving and the frequency drift due to temperature effect on the circuit for time accuracy.

16.5.2 Timing

The RTC is updated in real time at one-second intervals in normal mode for the counters of seconds, at one-minute intervals for the counter of minutes and so on.



Due to the asynchronous operation of the RTC with respect to the rest of the chip, to be certain that the value read in the RTC registers (century, year, month, date, day, hours, minutes, seconds) are valid and stable, it is necessary to read these registers twice. If the data is the same both times, then it is valid. Therefore, a minimum of two and a maximum of three accesses are required.

16.5.3 Alarm

The RTC has five programmable fields: month, date, hours, minutes and seconds.

Each of these fields can be enabled or disabled to match the alarm condition:

- If all the fields are enabled, an alarm flag is generated (the corresponding flag is asserted and an interrupt generated if enabled) at a given month, date, hour/minute/second.
- If only the "seconds" field is enabled, then an alarm is generated every minute.

Depending on the combination of fields enabled, a large number of possibilities are available to the user ranging from minutes to 365/366 days.

Hour, minute and second matching alarm (SECEN, MINEN, HOUREN) can be enabled independently of SEC, MIN, HOUR fields.

Note: To change one of the SEC, MIN, HOUR, DATE, MONTH fields, it is recommended to disable the field before changing the value and then re-enable it after the change has been made. This requires up to three accesses to the RTC_TIMALR or RTC_CALALR. The first access clears the enable corresponding to the field to change (SECEN, MINEN, HOUREN, DATEEN, MTHEN). If the field is already cleared, this access is not required. The second access performs the change of the value (SEC, MIN, HOUR, DATE, MONTH). The third access is required to re-enable the field by writing 1 in SECEN, MINEN, HOUREN, DATEEN, MTHEN fields.

16.5.4 Error Checking when Programming

Verification on user interface data is performed when accessing the century, year, month, date, day, hours, minutes, seconds and alarms. A check is performed on illegal BCD entries such as illegal date of the month with regard to the year and century configured.

If one of the time fields is not correct, the data is not loaded into the register/counter and a flag is set in the validity register. The user can not reset this flag. It is reset as soon as an acceptable value is programmed. This avoids any further side effects in the hardware. The same procedure is followed for the alarm.

The following checks are performed:

- 1. Century (check if it is in range 19–20 or 13–14 in Persian mode)
- 2. Year (BCD entry check)
- 3. Date (check range 01–31)
- 4. Month (check if it is in BCD range 01–12, check validity regarding "date")
- 5. Day (check range 1–7)
- 6. Hour (BCD checks: in 24-hour mode, check range 00–23 and check that AM/PM flag is not set if RTC is set in 24-hour mode; in 12-hour mode check range 01–12)
- 7. Minute (check BCD and range 00–59)
- 8. Second (check BCD and range 00–59)

Note: If the 12-hour mode is selected by means of the RTC_MR, a 12-hour value can be programmed and the returned value on RTC_TIMR will be the corresponding 24-hour value. The entry control checks the value of the AM/PM indicator (bit 22 of RTC_TIMR) to determine the range to be checked.

16.5.5 RTC Internal Free Running Counter Error Checking

To improve the reliability and security of the RTC, a permanent check is performed on the internal free running counters to report non-BCD or invalid date/time values.



An error is reported by TDERR bit in the status register (RTC_SR) if an incorrect value has been detected. The flag can be cleared by programming the TDERRCLR in the RTC status clear control register (RTC_SCCR).

Anyway the TDERR error flag will be set again if the source of the error has not been cleared before clearing the TDERR flag. The clearing of the source of such error can be done either by reprogramming a correct value on RTC_CALR and/or RTC_TIMR.

The RTC internal free running counters may automatically clear the source of TDERR due to their roll-over (i.e., every 10 seconds for SECONDS[3:0] field in RTC_TIMR). In this case the TDERR is held high until a clear command is asserted by TDERRCLR bit in RTC_SCCR.

16.5.6 Updating Time/Calendar

To update any of the time/calendar fields, the user must first stop the RTC by setting the corresponding field in the Control Register (RTC_CR). Bit UPDTIM must be set to update time fields (hour, minute, second) and bit UPDCAL must be set to update calendar fields (century, year, month, date, day).


The ACKUPD bit is automatically set within a second after setting the UPDTIM and/or UPDCAL bit (meaning one second is the maximum duration of the polling or wait for interrupt period). Once ACKUPD is set, it is mandatory to clear this flag by writing the corresponding bit in the RTC_SCCR, after which the user can write to the Time Register, the Calendar Register, or both.

Once the update is finished, the user must reset (0) UPDTIM and/or UPDCAL in the RTC_CR.

When entering programming mode of the calendar fields, the time fields remain enabled. When entering the programming mode of the time fields, both time and calendar fields are stopped. This is due to the location of the calendar logic circuity (downstream for low-power considerations). It is highly recommended to prepare all the fields to be updated before entering programming mode. In successive update operations, the user must wait at least one second after resetting the UPDTIM/UPDCAL bit in the RTC_CR before setting these bits again. This is done by waiting for the SEC flag in the RTC_SR before setting UPDTIM/UPDCAL bit. After resetting UPDTIM/UPDCAL, the SEC flag must also be cleared.



Figure 16-2. Update Sequence



16.5.7 RTC Accurate Clock Calibration

The crystal oscillator that drives the RTC may not be as accurate as expected mainly due to temperature variation. The RTC is equipped with circuitry able to correct slow clock crystal drift.

To compensate for possible temperature variations over time, this accurate clock calibration circuitry can be programmed on-the-fly and also programmed during application manufacturing, in order to correct the crystal frequency accuracy at room temperature (20–25°C). The typical clock drift range at room temperature is ±20 ppm.

In the device operating temperature range, the 32.768 kHz crystal oscillator clock inaccuracy can be up to -200 ppm.

The RTC clock calibration circuitry allows positive or negative correction in a range of 1.5 ppm to 1950 ppm. After correction, the remaining crystal drift is as follows:

- Below 1 ppm, for an initial crystal drift between 1.5 ppm up to 90 ppm
- Below 2 ppm, for an initial crystal drift between 90 ppm up to 130 ppm
- Below 5 ppm, for an initial crystal drift between 130 ppm up to 200 ppm

The calibration circuitry acts by slightly modifying the 1 Hz clock period from time to time. When the period is modified, depending on the sign of the correction, the 1 Hz clock period increases or reduces by around 4 ms. According to the CORRECTION, NEGPPM and HIGHPPM values configured in the RTC Mode Register (RTC MR), the period interval between two correction events differs.

The inaccuracy of a crystal oscillator at typical room temperature (±20 ppm at 20–25 degrees Celsius) can be compensated if a reference clock/signal is used to measure such inaccuracy. This kind of calibration operation can be set up during the final product manufacturing by means of measurement equipment embedding such a reference clock. The correction of value must be programmed into the (RTC_MR), and this value is kept as long as the circuitry is powered (backup area). Removing the backup power supply cancels this calibration. This room temperature calibration can be further processed by means of the networking capability of the target application.

To ease the comparison of the inherent crystal accuracy with the reference clock/signal during manufacturing, an internal prescaled 32.768 kHz clock derivative signal can be assigned to drive RTC output. To accommodate the measure, several clock frequencies can be selected among 1 Hz, 32 Hz, 64 Hz, 512 Hz.

In any event, this adjustment does not take into account the temperature variation.

The frequency drift (up to -200 ppm) due to temperature variation can be compensated using a reference time if the application can access such a reference. If a reference time cannot be used, a temperature sensor can be placed close to the crystal oscillator in order to get the operating temperature of the crystal oscillator. Once obtained, the temperature may be converted using a lookup table (describing the accuracy/temperature curve of the crystal oscillator used) and RTC_MR configured accordingly. The calibration can be performed on-the-fly. This adjustment method is not based on a measurement of the crystal frequency/drift and therefore can be improved by means of the networking capability of the target application.

If no crystal frequency adjustment has been done during manufacturing, it is still possible to do it. In the case where a reference time of the day can be obtained through LAN/WAN network, it is possible to calculate the drift of the application crystal oscillator by comparing the values read on RTC Time Register (RTC_TIMR) and programming the HIGHPPM and CORRECTION fields on RTC_MR according to the difference measured between the reference time and those of RTC_TIMR.

16.5.8 Waveform Generation

Waveforms can be generated by the RTC in order to take advantage of the RTC inherent prescalers while the RTC is the only powered circuitry (low power mode of operation, backup mode) or in any active modes. Going into backup or low power operating modes does not affect the waveform generation outputs.

The RTC outputs (RTCOUT0 and RTCOUT1) have a source driver selected among seven possibilities.



The first selection choice sticks the associated output at 0 (This is the reset value and it can be used at any time to disable the waveform generation).

Selection choices 1 to 4 respectively select 1 Hz, 32 Hz, 64 Hz and 512 Hz.

32 Hz or 64 Hz can drive, for example, a TN LCD backplane signal while 1 Hz can be used to drive a blinking character like ":" for basic time display (hour, minute) on TN LCDs.


Selection choice 5 provides a toggling signal when the RTC alarm is reached.

Selection choice 6 provides a copy of the alarm flag, so the associated output is set high (logical 1) when an alarm occurs and immediately cleared when software clears the alarm interrupt source.

Selection choice 7 provides a 1 Hz periodic high pulse of 15 µs duration that can be used to drive external devices for power consumption reduction or any other purpose.

PIO lines associated to RTC outputs are automatically selecting these waveforms as soon as RTC_MR corresponding fields OUT0 and OUT1 differ from 0.

Figure 16-3. Waveform Generation



16.6 Real-time Clock (RTC) User Interface

Table 16-1. Register Mapping

Offset	Register	Name	Access	Reset
0x00	Control Register	RTC_CR	Read/Write	0x0
0x04	Mode Register	RTC_MR	Read/Write	0x0
0x08	Time Register	RTC_TIMR	Read/Write	0x0
0x0C	Calendar Register	RTC_CALR	Read/Write	0x01A11020
0x10	Time Alarm Register	RTC_TIMALR	Read/Write	0x0
0x14	Calendar Alarm Register	RTC_CALALR	Read/Write	0x01010000
0x18	Status Register	RTC_SR	Read-only	0x0
0x1C	Status Clear Command Register	RTC_SCCR	Write-only	_
0x20	Interrupt Enable Register	RTC_IER	Write-only	_
0x24	Interrupt Disable Register	RTC_IDR	Write-only	_
0x28	Interrupt Mask Register	RTC_IMR	Read-only	0x0
0x2C	Valid Entry Register	RTC_VER	Read-only	0x0
0x30-0xC4	Reserved Register	_	_	_
0xC8-0xF8	Reserved Register	_	_	_
0xFC	Reserved Register	_	_	_

Note: If an offset is not listed in the table it must be considered as reserved.



16.6.1 RTC Control Register

Name: RTC_CR
Address: 0x400E1460
Access: Read/Write

31	30	29	28	27	26	25	24
_	_	_	_	_	1	ı	_
23	22	21	20	19	18	17	16
_	_	_	_	_	-	CALE	VSEL
15	14	13	12	11	10	9	8
_	_	_	_	_	-	TIME	VSEL
7	6	5	4	3	2	1	0
_	_	_	_	_	_	UPDCAL	UPDTIM

This register can only be written if the WPEN bit is cleared in the System Controller Write Protection Mode Register (SYSC_WPMR).

• UPDTIM: Update Request Time Register

0: No effect.

1: Stops the RTC time counting.

Time counting consists of second, minute and hour counters. Time counters can be programmed once this bit is set and acknowledged by the bit ACKUPD of the RTC_SR.

UPDCAL: Update Request Calendar Register

0: No effect.

1: Stops the RTC calendar counting.

Calendar counting consists of day, date, month, year and century counters. Calendar counters can be programmed once this bit is set and acknowledged by the bit ACKUPD of the RTC_SR.

• TIMEVSEL: Time Event Selection

The event that generates the flag TIMEV in RTC_SR depends on the value of TIMEVSEL.

Value	Name	Description
0	MINUTE	Minute change
1	HOUR	Hour change
2	MIDNIGHT	Every day at midnight
3	NOON	Every day at noon

• CALEVSEL: Calendar Event Selection

The event that generates the flag CALEV in RTC_SR depends on the value of CALEVSEL

Value	Name	Description
0	WEEK	Week change (every Monday at time 00:00:00)
1	MONTH	Month change (every 01 of each month at time 00:00:00)
2	YEAR	Year change (every January 1 at time 00:00:00)



16.6.2 RTC Mode Register

Name: RTC MR

Address: 0x400E1464
Access: Read /Write

31	30	29	28	27	26	25	24
_	-	TPE	RIOD	_		THIGH	
23	22	21	20	19	18	17	16
_		OUT1		_		OUT0	
15	14	13	12	11	10	9	8
HIGHPPM	CORRECTION						
7	6	5	4	3	2	1	0
_	_	_	NEGPPM	_	_	PERSIAN	HRMOD

This register can only be written if the WPEN bit is cleared in the System Controller Write Protection Mode Register (SYSC_WPMR).

• HRMOD: 12-/24-hour Mode

0: 24-hour mode is selected.

1: 12-hour mode is selected.

PERSIAN: PERSIAN Calendar

0: Gregorian calendar.

1: Persian calendar.

• NEGPPM: NEGative PPM Correction

0: Positive correction (the divider will be slightly lower than 32768).

1: Negative correction (the divider will be slightly higher than 32768).

Refer to CORRECTION and HIGHPPM field descriptions.

CORRECTION: Slow Clock Correction

0: No correction

1..127 = The slow clock will be corrected according to the formula given below in HIGHPPM description.

HIGHPPM: HIGH PPM Correction

0: Lower range ppm correction with accurate correction.

1: Higher range ppm correction with accurate correction.

If the absolute value of the correction to be applied is lower than 30 ppm, it is recommended to clear HIGHPPM. HIGHPPM set to 1 is recommended for 30 ppm correction and above.

Formula:

If HIGHPPM = 0, then the clock frequency correction range is from 1.5 ppm up to 98 ppm. The RTC accuracy is less than 1 ppm for a range correction from 1.5 ppm up to 30 ppm..

The correction field must be programmed according to the required correction in ppm; the formula is as follows:

$$CORRECTION = \frac{3906}{20 \times ppm} - 1$$



The value obtained must be rounded to the nearest integer prior to being programmed into CORRECTION field.

If HIGHPPM = 1, then the clock frequency correction range is from 30.5 ppm up to 1950 ppm. The RTC accuracy is less than 1 ppm for a range correction from 30.5 ppm up to 90 ppm.

The correction field must be programmed according to the required correction in ppm; the formula is as follows:

$$CORRECTION = \frac{3906}{ppm} - 1$$

The value obtained must be rounded to the nearest integer prior to be programmed into CORRECTION field. If NEGPPM is set to 1, the ppm correction is negative.

• OUT0: RTCOUT0 OutputSource Selection

Value	Name	Description
0	NO_WAVE	no waveform, stuck at '0'
1	FREQ1HZ	1 Hz square wave
2	FREQ32HZ	32 Hz square wave
3	FREQ64HZ	64 Hz square wave
4	FREQ512HZ	512 Hz square wave
5	ALARM_TOGGLE	output toggles when alarm flag rises
6	ALARM_FLAG	output is a copy of the alarm flag
7	PROG_PULSE	duty cycle programmable pulse

• OUT1: RTCOUT1 Output Source Selection

Value	Name	Description
0	NO_WAVE	no waveform, stuck at '0'
1	FREQ1HZ	1 Hz square wave
2	FREQ32HZ	32 Hz square wave
3	FREQ64HZ	64 Hz square wave
4	FREQ512HZ	512 Hz square wave
5	ALARM_TOGGLE	output toggles when alarm flag rises
6	ALARM_FLAG	output is a copy of the alarm flag
7	PROG_PULSE	duty cycle programmable pulse

• THIGH: High Duration of the Output Pulse

Value	Name	Description
0	H_31MS	31.2 ms
1	H_16MS	15.6 ms
2	H_4MS	3.91 ms
3	H_976US	976 μs
4	H_488US	488 μs
5	H_122US	122 µs
6	H_30US	30.5 µs
7	H_15US	15.2 µs

• TPERIOD: Period of the Output Pulse

Value	Name	Description
0	P_1S	1 second
1	P_500MS	500 ms
2	P_250MS	250 ms
3	P_125MS	125 ms



16.6.3 RTC Time Register

Name: RTC_TIMR

Address: 0x400E1468
Access: Read /Write

31	30	29	28	27	26	25	24		
_	_	_	_		ı	1	_		
23	22	21	20	19	18	17	16		
_	AMPM		HOUR						
15	14	13	12	11	10	9	8		
_		MIN							
7	6	5	4	3	2	1	0		
_				SEC	•				

• SEC: Current Second

The range that can be set is 0-59 (BCD).

The lowest four bits encode the units. The higher bits encode the tens.

• MIN: Current Minute

The range that can be set is 0-59 (BCD).

The lowest four bits encode the units. The higher bits encode the tens.

• HOUR: Current Hour

The range that can be set is 1–12 (BCD) in 12-hour mode or 0–23 (BCD) in 24-hour mode.

• AMPM: Ante Meridiem Post Meridiem Indicator

This bit is the AM/PM indicator in 12-hour mode.

0: AM.

1: PM.

All non-significant bits read zero.

16.6.4 RTC Calendar Register

Name: RTC_CALR

Address: 0x400E146C
Access: Read /Write

31	30	29	28	27	26	25	24			
_	_		DATE							
23	22	21	20	19	18	17	16			
	DAY		MONTH							
15	14	13	12	11	10	9	8			
			YE	AR						
7	6	5	4	3	2	1	0			
_	CENT									

• CENT: Current Century

The range that can be set is 19–20 (gregorian) or 13–14 (persian) (BCD).

The lowest four bits encode the units. The higher bits encode the tens.

YEAR: Current Year

The range that can be set is 00-99 (BCD).

The lowest four bits encode the units. The higher bits encode the tens.

• MONTH: Current Month

The range that can be set is 01-12 (BCD).

The lowest four bits encode the units. The higher bits encode the tens.

DAY: Current Day in Current Week

The range that can be set is 1–7 (BCD).

The coding of the number (which number represents which day) is user-defined as it has no effect on the date counter.

• DATE: Current Day in Current Month

The range that can be set is 01-31 (BCD).

The lowest four bits encode the units. The higher bits encode the tens.

All non-significant bits read zero.



16.6.5 RTC Time Alarm Register

Name: RTC TIMALR

Address: 0x400E1470

Access: Read /Write

31	30	29	28	27	26	25	24		
_	-	_	-		1	ı	_		
23	22	21	20	19	18	17	16		
HOUREN	AMPM	HOUR							
15	14	13	12	11	10	9	8		
MINEN		MIN							
7	6	5	4	3	2	1	0		
SECEN	SEC								

This register can only be written if the WPEN bit is cleared in the System Controller Write Protection Mode Register (SYSC WPMR).

Note: To change one of the SEC, MIN, HOUR fields, it is recommended to disable the field before changing the value and then reenable it after the change has been made. This requires up to three accesses to the RTC_TIMALR. The first access clears the enable corresponding to the field to change (SECEN, MINEN, HOUREN). If the field is already cleared, this access is not required. The second access performs the change of the value (SEC, MIN, HOUR). The third access is required to re-enable the field by writing 1 in SECEN, MINEN, HOUREN fields.

• SEC: Second Alarm

This field is the alarm field corresponding to the BCD-coded second counter.

SECEN: Second Alarm Enable

0: The second-matching alarm is disabled.

1: The second-matching alarm is enabled.

MIN: Minute Alarm

This field is the alarm field corresponding to the BCD-coded minute counter.

• MINEN: Minute Alarm Enable

0: The minute-matching alarm is disabled.

1: The minute-matching alarm is enabled.

HOUR: Hour Alarm

This field is the alarm field corresponding to the BCD-coded hour counter.

AMPM: AM/PM Indicator

This field is the alarm field corresponding to the BCD-coded hour counter.

HOUREN: Hour Alarm Enable

0: The hour-matching alarm is disabled.

1: The hour-matching alarm is enabled.

16.6.6 RTC Calendar Alarm Register

Name: RTC_CALALR

Address: 0x400E1474

Access: Read /Write

31	30	29	28	27	26	25	24	
DATEEN	_		DATE					
23	22	21	20	19	18	17	16	
MTHEN	_	ı	MONTH					
15	14	13	12	11	10	9	8	
_	_	-	_	_	_	_	_	
7	6	5	4	3	2	1	0	
_	_		_	_	_	_	_	

This register can only be written if the WPEN bit is cleared in the System Controller Write Protection Mode Register (SYSC WPMR).

Note: To change one of the DATE, MONTH fields, it is recommended to disable the field before changing the value and then re-enable it after the change has been made. This requires up to three accesses to the RTC_CALALR. The first access clears the enable corresponding to the field to change (DATEEN, MTHEN). If the field is already cleared, this access is not required. The second access performs the change of the value (DATE, MONTH). The third access is required to re-enable the field by writing 1 in DATEEN, MTHEN fields.

• MONTH: Month Alarm

This field is the alarm field corresponding to the BCD-coded month counter.

• MTHEN: Month Alarm Enable

0: The month-matching alarm is disabled.

1: The month-matching alarm is enabled.

• DATE: Date Alarm

This field is the alarm field corresponding to the BCD-coded date counter.

• DATEEN: Date Alarm Enable

0: The date-matching alarm is disabled.

1: The date-matching alarm is enabled.



16.6.7 RTC Status Register

Name: RTC SR

Address: 0x400E1478

Access: Read -only

31	30	29	28	27	26	25	24
_	_	_	_	_	_	-	_
23	22	21	20	19	18	17	16
_	_	_	_	_	ı	ı	_
15	14	13	12	11	10	9	8
_	_	_	_	_	-	_	_
7	6	5	4	3	2	1	0
_	_	TDERR	CALEV	TIMEV	SEC	ALARM	ACKUPD

· ACKUPD: Acknowledge for Update

0 (FREERUN): Time and calendar registers cannot be updated.

1 (UPDATE): Time and calendar registers can be updated.

ALARM: Alarm Flag

0 (NO ALARMEVENT): No alarm matching condition occurred.

1 (ALARMEVENT): An alarm matching condition has occurred.

SEC: Second Event

0 (NO_SECEVENT): No second event has occurred since the last clear.

1 (SECEVENT): At least one second event has occurred since the last clear.

• TIMEV: Time Event

0 (NO TIMEVENT): No time event has occurred since the last clear.

1 (TIMEVENT): At least one time event has occurred since the last clear.

The time event is selected in the TIMEVSEL field in the Control Register (RTC_CR) and can be any one of the following events: minute change, hour change, noon, midnight (day change).

CALEV: Calendar Event

0 (NO CALEVENT): No calendar event has occurred since the last clear.

1 (CALEVENT): At least one calendar event has occurred since the last clear.

The calendar event is selected in the CALEVSEL field in the Control Register (RTC_CR) and can be any one of the following events: week change, month change and year change.

• TDERR: Time and/or Date Free Running Error

0 (CORRECT): The internal free running counters are carrying valid values since the last read of the Status Register (RTC_SR).

1 (ERR_TIMEDATE): The internal free running counters have been corrupted (invalid date or time, non-BCD values) since the last read and/or they are still invalid.



16.6.8 RTC Status Clear Command Register

Name: RTC_SCC R
Address: 0x400E147C
Access: Write- only

31	30	29	28	27	26	25	24
_	ı	1	ı		ı	ı	_
23	22	21	20	19	18	17	16
_	-	-	1	-	1	1	_
15	14	13	12	11	10	9	8
_	ı	-	ı	ı	ı	ı	_
7	6	5	4	3	2	1	0
_	_	TDERRCLR	CALCLR	TIMCLR	SECCLR	ALRCLR	ACKCLR

ACKCLR: Acknowledge Clear

0: No effect.

1: Clears corresponding status flag in the Status Register (RTC_SR).

• ALRCLR: Alarm Clear

0: No effect.

1: Clears corresponding status flag in the Status Register (RTC_SR).

• SECCLR: Second Clear

0: No effect.

1: Clears corresponding status flag in the Status Register (RTC_SR).

• TIMCLR: Time Clear

0: No effect.

1: Clears corresponding status flag in the Status Register (RTC_SR).

• CALCLR: Calendar Clear

0: No effect.

1: Clears corresponding status flag in the Status Register (RTC_SR).

• TDERRCLR: Time and/or Date Free Running Error Clear

0: No effect.

1: Clears corresponding status flag in the Status Register (RTC_SR).



16.6.9 RTC Interrupt Enable Register

Name: RTC_IER

Address: 0x400E1480
Access: Write- only

31	30	29	28	27	26	25	24
_	-		-	_		-	_
23	22	21	20	19	18	17	16
_	-		ı	_		-	_
15	14	13	12	11	10	9	8
_	ı	-	ı	_	ı	ı	_
7	6	5	4	3	2	1	0
_	ı	TDERREN	CALEN	TIMEN	SECEN	ALREN	ACKEN

• ACKEN: Acknowledge Update Interrupt Enable

0: No effect.

1: The acknowledge for update interrupt is enabled.

• ALREN: Alarm Interrupt Enable

0: No effect.

1: The alarm interrupt is enabled.

• SECEN: Second Event Interrupt Enable

0: No effect.

1: The second periodic interrupt is enabled.

TIMEN: Time Event Interrupt Enable

0: No effect.

1: The selected time event interrupt is enabled.

• CALEN: Calendar Event Interrupt Enable

0: No effect.

1: The selected calendar event interrupt is enabled.

• TDERREN: Time and/or Date Error Interrupt Enable

0: No effect.

1: The time and date error interrupt is enabled.

16.6.10 RTC Interrupt Disable Register

Name: RTC_ID R
Address: 0x400E1484
Access: Write- only

31	30	29	28	27	26	25	24
_	_	_	ı	_	_	-	_
23	22	21	20	19	18	17	16
_	_	_	ı	_	_	-	_
15	14	13	12	11	10	9	8
_	_	_	ı	_	_	ı	_
7	6	5	4	3	2	1	0
_	_	TDERRDIS	CALDIS	TIMDIS	SECDIS	ALRDIS	ACKDIS

ACKDIS: Acknowledge Update Interrupt Disable

0: No effect.

1: The acknowledge for update interrupt is disabled.

• ALRDIS: Alarm Interrupt Disable

0: No effect.

1: The alarm interrupt is disabled.

• SECDIS: Second Event Interrupt Disable

0: No effect.

1: The second periodic interrupt is disabled.

• TIMDIS: Time Event Interrupt Disable

0: No effect.

1: The selected time event interrupt is disabled.

• CALDIS: Calendar Event Interrupt Disable

0: No effect.

1: The selected calendar event interrupt is disabled.

• TDERRDIS: Time and/or Date Error Interrupt Disable

0: No effect.

• 1: The time and date error interrupt is disabled.



16.6.11 RTC Interrupt Mask Register

Name: RTC_IMR

Address: 0x400E1488
Access: Read -only

31	30	29	28	27	26	25	24
_	_	-	_	_	1	1	_
23	22	21	20	19	18	17	16
_	_	-	_	_	ı	ı	_
15	14	13	12	11	10	9	8
_	_	ı	_	_	ı	ı	_
7	6	5	4	3	2	1	0
_	_	_	CAL	TIM	SEC	ALR	ACK

ACK: Acknowledge Update Interrupt Mask

0: The acknowledge for update interrupt is disabled.

1: The acknowledge for update interrupt is enabled.

• ALR: Alarm Interrupt Mask

0: The alarm interrupt is disabled.

1: The alarm interrupt is enabled.

• SEC: Second Event Interrupt Mask

0: The second periodic interrupt is disabled.

1: The second periodic interrupt is enabled.

• TIM: Time Event Interrupt Mask

0: The selected time event interrupt is disabled.

1: The selected time event interrupt is enabled.

CAL: Calendar Event Interrupt Mask

0: The selected calendar event interrupt is disabled.

1: The selected calendar event interrupt is enabled.

16.6.12 RTC Valid Entry Register

Name: RTC_VER

Address: 0x400E148C

Access: Read -only

31	30	29	28	27	26	25	24
_	_	_	-	_		ı	_
23	22	21	20	19	18	17	16
_	_	_	-	_		ı	_
15	14	13	12	11	10	9	8
_	_	_	_	_	_	_	_
7	6	5	4	3	2	1	0
_	_	_	_	NVCALALR	NVTIMALR	NVCAL	NVTIM

• NVTIM: Non-valid Time

0: No invalid data has been detected in RTC_TIMR (Time Register).

1: RTC_TIMR has contained invalid data since it was last programmed.

NVCAL: Non-valid Calendar

0: No invalid data has been detected in RTC_CALR (Calendar Register).

1: RTC_CALR has contained invalid data since it was last programmed.

• NVTIMALR: Non-valid Time Alarm

0: No invalid data has been detected in RTC_TIMALR (Time Alarm Register).

1: RTC TIMALR has contained invalid data since it was last programmed.

• NVCALALR: Non-valid Calendar Alarm

0: No invalid data has been detected in RTC CALALR (Calendar Alarm Register).

1: RTC_CALALR has contained invalid data since it was last programmed.



17. Watchdog Timer (WDT)

17.1 Description

The Watchdog Timer (WDT) can be used to prevent system lock-up if the software becomes trapped in a deadlock. It features a 12-bit down counter that allows a watchdog period of up to 16 seconds (slow clock around 32 kHz). It can generate a general reset or a processor reset only. In addition, it can be stopped while the processor is in debug mode or idle mode.


17.2 Embedded Characteristics

- 12-bit key-protected programmable counter
- Watchdog Clock is independent from Processor Clock
- Provides reset or interrupt signals to the system
- Counter may be stopped while the processor is in debug state or in idle mode



17.3 Block Diagram

Figure 17-1. Watchdog Timer Block Diagram





17.4 Functional Description

The Watchdog Timer can be used to prevent system lock-up if the software becomes trapped in a deadlock. It is supplied with VDDCORE. It restarts with initial values on processor reset.

The Watchdog is built around a 12-bit down counter, which is loaded with the value defined in the field WDV of the Mode Register (WDT_MR). The Watchdog Timer uses the Slow Clock divided by 128 to establish the maximum Watchdog period to be 16 seconds (with a typical Slow Clock of 32.768 kHz).

After a Processor Reset, the value of WDV is 0xFFF, corresponding to the maximum value of the counter with the external reset generation enabled (field WDRSTEN at 1 after a Backup Reset). This means that a default Watchdog is running at reset, i.e., at power-up. The user must either disable it (by setting the WDDIS bit in WDT_MR) if he does not expect to use it or must reprogram it to meet the maximum Watchdog period the application requires.

If the watchdog is restarted by writing into the WDT_CR register, the WDT_MR register must not be programmed during a period of time of 3 slow clock periods following the WDT_CR write access. In any case, programming a new value in the WDT_MR register automatically initiates a restart instruction.

The Watchdog Mode Register (WDT_MR) can be written only once . Only a processor reset resets it. Writing the WDT_MR register reloads the timer with the newly programmed mode parameters.

In normal operation, the user reloads the Watchdog at regular intervals before the timer underflow occurs, by writing the Control Register (WDT_CR) with the bit WDRSTT to 1. The Watchdog counter is then immediately reloaded from WDT_MR and restarted, and the Slow Clock 128 divider is reset and restarted. The WDT_CR register is write-protected. As a result, writing WDT_CR without the correct hard-coded key has no effect. If an underflow does occur, the "wdt_fault" signal to the Reset Controller is asserted if the bit WDRSTEN is set in the Mode Register (WDT_MR). Moreover, the bit WDUNF is set in the Watchdog Status Register (WDT_SR).

To prevent a software deadlock that continuously triggers the Watchdog, the reload of the Watchdog must occur while the Watchdog counter is within a window between 0 and WDD, WDD is defined in the WatchDog Mode Register WDT_MR.

Any attempt to restart the Watchdog while the Watchdog counter is between WDV and WDD results in a Watchdog error, even if the Watchdog is disabled. The bit WDERR is updated in the WDT_SR and the "wdt_fault" signal to the Reset Controller is asserted.

Note that this feature can be disabled by programming a WDD value greater than or equal to the WDV value. In such a configuration, restarting the Watchdog Timer is permitted in the whole range [0; WDV] and does not generate an error. This is the default configuration on reset (the WDD and WDV values are equal).

The status bits WDUNF (Watchdog Underflow) and WDERR (Watchdog Error) trigger an interrupt, provided the bit WDFIEN is set in the mode register. The signal "wdt_fault" to the reset controller causes a Watchdog reset if the WDRSTEN bit is set as already explained in the reset controller programmer Datasheet. In that case, the processor and the Watchdog Timer are reset, and the WDERR and WDUNF flags are reset.


If a reset is generated or if WDT_SR is read, the status bits are reset, the interrupt is cleared, and the "wdt_fault" signal to the reset controller is deasserted.

Writing the WDT MR reloads and restarts the down counter.

While the processor is in debug state or in idle mode, the counter may be stopped depending on the value programmed for the bits WDIDLEHLT and WDDBGHLT in the WDT_MR.



Figure 17-2. Watchdog Behavior





17.5 Watchdog Timer (WDT) User Interface

Table 17-1. Register Mapping

Offset	Register	Name	Access	Reset	
0x00	Control Register	WDT_CR	Write-only	_	
0x04	Mode Register	WDT_MR	Read-write Once	0x3FFF_2FFF	
0x08	Status Register	WDT_SR	Read-only	0x0000_0000	

17.5.1 Watchdog Timer Control Register

Name: WDT_CR
Address: 0x400E1450
Access: Write-only

ALLESS.	wille-only						
31	30	29	28	27	26	25	24
KEY							
23	22	21	20	19	18	17	16
_	_	_	_	_	_	-	_
15	14	13	12	11	10	9	8
_	-	_	_	_	_	-	_
7	6	5	4	3	2	1	0
_	_	_	_	_	_	_	WDRSTT
_	14	13 –	12	11 –	10 –	-	8 - 0

• WDRSTT: Watchdog Restart

0: No effect.

· KEY: Password.

Value	Name	Description
0xA5	PASSWD	Writing any other value in this field aborts the write operation.



^{1:} Restarts the Watchdog if KEY is written to 0xA5.

17.5.2 Watchdog Timer Mode Register

Name: WDT_MR
Address: 0x400E1454
Access: Read-write Once

31	30	29	28	27	26	25	24
		WDIDLEHLT	WDDBGHLT	WDD			
23	22	21	20	19	18	17	16
	WDD						
15	14	13	12	11	10	9	8
WDDIS	WDRPROC	WDRSTEN	WDFIEN	WDV			
7	6	5	4	3	2	1	0
WDV							

Note: The first write access prevents any further modification of the value of this register, read accesses remain possible.

Note: The WDD and WDV values must not be modified within a period of time of 3 slow clock periods following a restart of the watchdog performed by means of a write access in the WDT_CR register, else the watchdog may trigger an end of period earlier than expected.

• WDV: Watchdog Counter Value

Defines the value loaded in the 12-bit Watchdog Counter.

WDFIEN: Watchdog Fault Interrupt Enable

0: A Watchdog fault (underflow or error) has no effect on interrupt.

1: A Watchdog fault (underflow or error) asserts interrupt.

WDRSTEN: Watchdog Reset Enable

0: A Watchdog fault (underflow or error) has no effect on the resets.

1: A Watchdog fault (underflow or error) triggers a Watchdog reset.

WDRPROC: Watchdog Reset Processor

0: If WDRSTEN is 1, a Watchdog fault (underflow or error) activates all resets.

1: If WDRSTEN is 1, a Watchdog fault (underflow or error) activates the processor reset.

• WDD: Watchdog Delta Value

Defines the permitted range for reloading the Watchdog Timer.

If the Watchdog Timer value is less than or equal to WDD, writing WDT CR with WDRSTT = 1 restarts the timer.

If the Watchdog Timer value is greater than WDD, writing WDT_CR with WDRSTT = 1 causes a Watchdog error.

WDDBGHLT: Watchdog Debug Halt

0: The Watchdog runs when the processor is in debug state.

1: The Watchdog stops when the processor is in debug state.



• WDIDLEHLT: Watchdog Idle Halt

0: The Watchdog runs when the system is in idle mode.

1: The Watchdog stops when the system is in idle state.

• WDDIS: Watchdog Disable

0: Enables the Watchdog Timer.

1: Disables the Watchdog Timer.



17.5.3 Watchdog Timer Status Register

Name: WDT_SR Address: 0x400E1458 **Access** Read-only

_

WDERR

• WDUNF: Watchdog Underflow

0: No Watchdog underflow occurred since the last read of WDT_SR.

1: At least one Watchdog underflow occurred since the last read of WDT_SR.

• WDERR: Watchdog Error

0: No Watchdog error occurred since the last read of WDT_SR.

1: At least one Watchdog error occurred since the last read of WDT_SR.

WDUNF

18. Supply Controller (SUPC)

The Supply Controller (SUPC) controls the supply voltages of the system and manages the backup low-power mode. In this mode, current consumption is reduced to a few microamps for backup power retention. Exit from this mode is possible on multiple wake-up sources. The SUPC also generates the slow clock by selecting either the low-power RC oscillator or the low-power crystal oscillator.


18.1 Embedded Characteristics

- Manages the Core Power Supply VDDCORE and the Backup Low-Power Mode by Controlling the Embedded Voltage Regulator
- A Supply Monitor Detection on VDDIO or a Brownout Detection on VDDCORE Triggers a Core Reset
- Generates the Slow Clock SLCK by Selecting Either the 22-42 kHz Low-Power RC Oscillator or the 32 kHz Low-Power Crystal Oscillator
- Low-power Tamper Detection on Two Inputs
- Anti-tampering by Immediate Clear of the General-purpose Backup Registers
- Supports Multiple Wake-up Sources for Exit from Backup Low-power Mode
 - 16 Wake-up Inputs with Programmable Debouncing
 - Real-Time Clock Alarm
 - Real-Time Timer Alarm
 - Supply Monitor Detection on VDDIO, with Programmable Scan Period and Voltage Threshold



18.2 Block Diagram

Figure 18-1. Supply Controller Block Diagram



18.3 Supply Controller Functional Description

18.3.1 Supply Controller Overview

The device is divided into two power supply areas:

- The backup VDDIO power supply that includes the Supply Controller, a part of the Reset Controller, the slow clock switch, the general-purpose backup registers, the supply monitor and the clock which includes the Real-time Timer and the Real-time Clock.
- The core power supply that includes the other part of the Reset Controller, the Brownout Detector, the processor, the SRAM memory, the Flash memory and the peripherals.

The Supply Controller (SUPC) controls the supply voltage of the core power supply. The SUPC intervenes when the VDDIO power supply rises (when the system is starting) or when the backup low-power mode is entered.

The SUPC also integrates the slow clock generator which is based on a 32 kHz crystal oscillator and an embedded 32 kHz RC oscillator. The slow clock defaults to the RC oscillator, but the software can enable the crystal oscillator and select it as the slow clock source.

The Supply Controller and the VDDIO power supply have a reset circuitry based on a zero-power power-on reset cell. The zero-power power-on reset allows the SUPC to start properly as soon as the VDDIO voltage becomes valid.

At start-up of the system, once the backup voltage VDDIO is valid and the embedded 32 kHz RC oscillator is stabilized, the SUPC starts up the core by sequentially enabling the internal voltage regulator. The SUPC waits until the core voltage VDDCORE is valid, then releases the reset signal of the core "vddcore_nreset" signal.

Once the system has started, the user can program a supply monitor and/or a brownout detector. If the supply monitor detects a voltage level on VDDIO that is too low, the SUPC asserts the reset signal of the core "vddcore_nreset" signal until VDDIO is valid. Likewise, if the brownout detector detects a core voltage level VDDCORE that is too low, the SUPC asserts the reset signal "vddcore_nreset" until VDDCORE is valid.

When the backup low-power mode is entered, the SUPC sequentially asserts the reset signal of the core power supply "vddcore_nreset" and disables the voltage regulator, in order to supply only the VDDIO power supply. Current consumption is reduced to a few microamps for the backup part retention. Exit from this mode is possible on multiple wake-up sources including an event on WKUP pins, or a clock alarm. To exit this mode, the SUPC operates in the same way as system start-up.



18.3.2 Slow Clock Generator

The Supply Controller embeds a slow clock generator that is supplied with the VDDIO power supply. As soon as the VDDIO is supplied, both the crystal oscillator and the embedded RC oscillator are powered up, but only the embedded RC oscillator is enabled. This allows the slow clock to be valid in a short time (about 100 µs).

The user can select the crystal oscillator to be the source of the slow clock, as it provides a more accurate frequency. The command is executed by writing the Supply Controller Control register (SUPC_CR) with the XTALSEL bit at 1, resulting in the following sequence:

- 1. The PIO lines multiplexed with XIN32 and XOUT32 are configured to be driven by the oscillator.
- 2. The crystal oscillator is enabled.
- 3. A number of slow RC oscillator clock periods is counted to cover the start-up time of the crystal oscillator (refer to the electrical characteristics for information on 32 kHz crystal oscillator start-up time).
- 4. The slow clock is switched to the output of the crystal oscillator.
- 5. The RC oscillator is disabled to save power.

The switching time may vary depending on the slow RC oscillator clock frequency range. The switch of the slow clock source is glitch-free. The OSCSEL bit of the Supply Controller Status register (SUPC_SR) indicates when the switch sequence is finished.

Coming back on the RC oscillator is only possible by shutting down the VDDIO power supply.

If the user does not need the crystal oscillator, the XIN32 and XOUT32 pins should be left unconnected.

The user can also set the crystal oscillator in bypass mode instead of connecting a crystal. In this case, the user has to provide the external clock signal on XIN32. The input characteristics of the XIN32 pin are given in the electrical characteristics section. In order to set the bypass mode, the OSCBYPASS bit of the Supply Controller Mode register (SUPC MR) must be set at 1.

18.3.3 Core Voltage Regulator Control/Backup Low-power Mode

The Supply Controller can be used to control the embedded voltage regulator.

The voltage regulator automatically adapts its quiescent current depending on the required load current. More information can be found in the electrical characteristics section.

The user can switch off the voltage regulator, and thus put the device in backup mode, by writing SUPC_CR with the VROFF bit at 1.

This asserts the vddcore_nreset signal after the write resynchronization time which lasts two slow clock cycles (worst case). Once the vddcore_nreset signal is asserted, the processor and the peripherals are stopped one slow clock cycle before the core power supply shuts off.

When the user does not use the internal voltage regulator and wants to supply VDDCORE by an external supply, it is possible to disable the voltage regulator. This is done through ONREG bit in SUPC MR.

18.3.4 Supply Monitor

The Supply Controller embeds a supply monitor located in the VDDIO power supply and which monitors VDDIO power supply.

The supply monitor can be used to prevent the processor from falling into an unpredictable state if the main power supply drops below a certain level.

The threshold of the supply monitor is programmable. It can be selected from 1.9V to 3.4V in increments of 100 mV. This threshold is programmed in the SMTH field of the Supply Controller Supply Monitor Mode register (SUPC_SMMR).



The supply monitor can also be enabled during one slow clock period on every one of **either** 32, 256 or 2048 slow clock periods, depending on what the user selects. This can be configured by programming the SMSMPL field in SUPC SMMR.

Enabling the supply monitor for such reduced times divides the typical supply monitor power consumption by factors of 2, 16 and 128, respectively, if the user does not need a continuous monitoring of the VDDIO power supply.

A supply monitor detection either generates a reset of the core power supply or a wake-up of the core power supply. Generating a core reset when a supply monitor detection occurs is enabled by writing the SMRSTEN bit to 1 in SUPC SMMR.

Waking up the core power supply when a supply monitor detection occurs can be enabled by writing the SMEN bit to 1 in the Supply Controller Wake-up Mode register (SUPC WUMR).

The Supply Controller provides two status bits in the Supply Controller Status register for the supply monitor which determines whether the last wake-up was due to the supply monitor:

- The SMOS bit provides real-time information, updated at each measurement cycle or updated at each Slow Clock cycle, if the measurement is continuous.
- The SMS bit provides saved information and shows a supply monitor detection has occurred since the last read of SUPC SR.

The SMS flag generates an interrupt if the SMIEN bit is set to 1 in SUPC SMMR.




Figure 18-2. Supply Monitor Status Bit and Associated Interrupt

18.3.5 Backup Power Supply Reset

18.3.5.1 Raising the Backup Power Supply


As soon as the backup voltage VDDIO rises, the RC oscillator is powered up and the zero-power power-on reset cell maintains its output low as long as VDDIO has not reached its target voltage. During this time, the Supply Controller is entirely reset. When the VDDIO voltage becomes valid and zero-power power-on reset signal is released, a counter is started for five slow clock cycles, which is the time required for the 32 kHz RC oscillator to stabilize.

After this time, the voltage regulator is enabled. The core power supply rises and the brownout detector provides the bodcore in signal as soon as the core voltage VDDCORE is valid. This results in releasing the vddcore nreset



signal to the Reset Controller after the bodcore_in signal has been confirmed as being valid for at least one slow clock cycle.

Figure 18-3. Raising the VDDIO Power Supply



Note: After "proc_nreset" rising, the core starts fetching instructions from Flash at 4 MHz.

18.3.6 Core Reset

The Supply Controller manages the vddcore_nreset signal to the Reset Controller, as described in Section 18.3.5 "Backup Power Supply Reset". The vddcore_nreset signal is normally asserted before shutting down the core power supply and released as soon as the core power supply is correctly regulated.

There are two additional sources which can be programmed to activate vddcore_nreset:

- a supply monitor detection
- a brownout detection

18.3.6.1 Supply Monitor Reset

The supply monitor is capable of generating a reset of the system. This is enabled by setting the SMRSTEN bit in SUPC SMMR.

If SMRSTEN is set and if a supply monitor detection occurs, the vddcore_nreset signal is immediately activated for a minimum of 1 slow clock cycle.



18.3.6.2 Brownout Detector Reset

The brownout detector provides the bodcore_in signal to the SUPC which indicates that the voltage regulation is operating as programmed. If this signal is lost for longer than 1 slow clock period while the voltage regulator is enabled, the Supply Controller asserts vddcore nreset if BODRSTEN is written to 1 in SUPC MR.


If BODRSTEN is set and the voltage regulation is lost (output voltage of the regulator too low), the vddcore_nreset signal is asserted for a minimum of 1 slow clock cycle and then released if bodcore_in has been reactivated. The BODRSTS bit is set in SUPC_SR so that the user can know the source of the last reset.

Until bodcore in is deactivated, the vddcore nreset signal remains active.

18.3.7 Wake-up Sources

The wake-up events allow the device to exit backup mode. When a wake-up event is detected, the Supply Controller performs a sequence which automatically reenables the core power supply.

Figure 18-4. Wake-up Sources



18.3.7.1 Wake-up Inputs

The wake-up inputs, WKUPx, can be programmed to perform a wake-up of the core power supply. Each input can be enabled by writing to 1 the corresponding bit, WKUPENx, in the Wake-up Inputs register (SUPC_WUIR). The wake-up level can be selected with the corresponding polarity bit, WKUPTx, also located in SUPC_WUIR.

All the resulting signals are wired-ORed to trigger a debounce counter, which is programmed with the WKUPDBC field in SUPC_WUMR. The WKUPDBC field selects a debouncing period of 3, 32, 512, 4,096 or 32,768 slow clock



cycles. This corresponds respectively to about 100 μ s, about 1 ms, about 16 ms, about 128 ms and about 1 second (for a typical slow clock frequency of 32 kHz). Programming WKUPDBC to 0x0 selects an immediate wake-up, i.e., an enabled WKUP pin must be active according to its polarity during a minimum of one slow clock period to wake up the core power supply.

If an enabled WKUP pin is asserted for a time longer than the debouncing period, a wake-up of the core power supply is started and the signals, WKUP0 to WKUP15 as shown in Figure 18-4 "Wake-up Sources", are latched in SUPC_SR. This allows the user to identify the source of the wake-up, however, if a new wake-up condition occurs, the primary information is lost. No new wake-up can be detected since the primary wake-up condition has disappeared.

18.3.7.2 Low-power Tamper Detection and Anti-Tampering

Low-power debouncer inputs (WKUP0, WKUP1) can be used for tamper detection. If the tamper sensor is biased through a resistor and constantly driven by the power supply, this leads to power consumption as long as the tamper detection switch is in its active state. To prevent power consumption when the switch is in active state, the tamper sensor circuitry must be intermittently powered, and thus a specific waveform must be applied to the sensor circuitry.

The waveform is generated using RTCOUTx in all modes including backup mode. Refer to the RTC section for waveform generation.

Separate debouncers are embedded, one for WKUP0 input, one for WKUP1 input.

The WKUP0 and/or WKUP1 inputs perform a system wake-up upon tamper detection. This is enabled by setting the LPDBCEN0/1 bit in the "Supply Controller Wake-up Mode Register" (SUPC_WUMR).

WKUP0 and/or WKUP1 inputs can also be used when VDDCORE is powered to detect a tamper.

When the bit LPDBCENx = 1, WKUPx pins must not be configured to act as a debouncing source for the WKUPDBC counter (WKUPENx must be cleared in SUPC_WUIR).

Low-power tamper detection or debounce requires RTC output (RTCOUTx) to be configured to generate a duty cycle programmable pulse (i.e., OUT0 = 0x7 in RTC_MR) in order to create the sampling points of both debouncers. The sampling point is the falling edge of the RTCOUTx waveform.

Figure 18-5 shows an example of an application where two tamper switches are used. RTCOUTx powers the external pull-up used by the tamper sensor circuitry.

Figure 18-5. Low-power Debouncer (Push-to-Make Switch, Pull-up Resistors)





Figure 18-6. Low-power Debouncer (Push-to-Break Switch, Pull-down Resistors)



The debouncing period duration is configurable. The period is made for all debouncers (i.e., the duration cannot be adjusted separately for each debouncer). The number of successive identical samples to wake up the system can be configured from 2 up to 8 in the LPDBC field of SUPC_WUMR. The period of time between two samples can be configured by programming the TPERIOD field in the RTC_MR. Power parameters can be adjusted by modifying the period of time in the THIGH field in RTC_MR.

The wake-up polarity of the inputs can be independently configured by writing WKUPT0 and/ or WKUPT1 fields in SUPC_WUMR.

In order to determine which wake-up/tamper pin triggers the system wake-up, a status flag is associated for each low-power debouncer. These flags are read in SUPC SR.


A debounce event (tamper detection) can perform an immediate clear (0 delay) on the first half the general-purpose backup registers (GPBR). The LPDBCCLR bit must be set in SUPC_MR.

Note that it is not mandatory to use the RTCOUTx pin when using the WKUP0/WKUP1 pins as tampering inputs in any mode. Using the RTCOUTx pin provides a "sampling mode" to further reduce the power consumption of the tamper detection circuitry. If RTCOUTx is not used, the RTC must be configured to create an internal sampling point for the debouncer logic. The period of time between two samples can be configured by programming the TPERIOD field in RTC MR.

Figure 18-7 illustrates the use of WKUPx without the RTCOUTx pin.



Figure 18-7. Using WKUP Pins Without RTCOUTx Pins



18.3.7.3 Clock Alarms

The RTC and the RTT alarms can generate a wake-up of the core power supply. This can be enabled by writing, respectively, the bits RTCEN and RTTEN to 1 in SUPC_WUMR.

The Supply Controller does not provide any status as the information is available in the user interface of either the Real-Time Timer or the Real-Time Clock.

18.3.7.4 Supply Monitor Detection

The supply monitor can generate a wake-up of the core power supply. See Section 18.3.4 "Supply Monitor".

18.3.8 Register Write Protection

To prevent any single software error from corrupting SYSC behavior, certain registers in the address space can be write-protected by setting the WPEN bit in the "System Controller Write Protection Mode Register" (SYSC WPMR).

The following registers can be write-protected:

- RSTC Mode Register
- RTT Mode Register
- RTT Alarm Register
- RTC Control Register
- RTC Mode Register
- RTC Time Alarm Register
- RTC Calendar Alarm Register
- General Purpose Backup Registers
- "Supply Controller Control Register"
- "Supply Controller Supply Monitor Mode Register"
- "Supply Controller Mode Register"
- "Supply Controller Wake-up Mode Register"
- "Supply Controller Wake-up Inputs Register"



18.3.9 Register Bits in Backup Domain (VDDIO)

The following configuration registers, or certain bits of the registers, are physically located in the product backup domain:

- RSTC Mode Register (all bits)
- RTT Mode Register (all bits)
- RTT Alarm Register (all bits)
- RTC Control Register (all bits)
- RTC Mode Register (all bits)
- RTC Time Alarm Register (all bits)
- RTC Calendar Alarm Register (all bits)
- General Purpose Backup Registers (all bits)
- "Supply Controller Control Register" (see register description for details)
- "Supply Controller Supply Monitor Mode Register" (all bits)
- "Supply Controller Mode Register" (see register description for details)
- "Supply Controller Wake-up Mode Register" (all bits)
- "Supply Controller Wake-up Inputs Register" (all bits)
- "Supply Controller Status Register" (all bits)



18.4 Supply Controller (SUPC) User Interface

The user interface of the Supply Controller is part of the System Controller user interface.

18.4.1 System Controller (SYSC) User Interface

Table 18-1. System Controller Registers

Offset	System Controller Peripheral	Name
0x00-0x0c	Reset Controller	RSTC
0x10-0x2C	Supply Controller	SUPC
0x30-0x3C	Real Time Timer	RTT
0x50-0x5C	Watchdog Timer	WDT
0x60-0x8C	Real Time Clock	RTC
0x90-0xDC	General Purpose Backup Register	GPBR
0xE0	Reserved	
0xE4	Write Protection Mode Register	SYSC_WPMR
0xE8-0xF8	Reserved	

18.4.2 Supply Controller (SUPC) User Interface

Table 18-2. Register Mapping

Offset	Register	Name	Access	Reset
0x00	Supply Controller Control Register	SUPC_CR	Write-only	N/A
0x04	Supply Controller Supply Monitor Mode Register	SUPC_SMMR	Read/Write	0x0000_0000
0x08	Supply Controller Mode Register	SUPC_MR	Read/Write	0x0000_A00
0x0C	Supply Controller Wake-up Mode Register	SUPC_WUMR	Read/Write	0x0000_0000
0x10	Supply Controller Wake-up Inputs Register	SUPC_WUIR	Read/Write	0x0000_0000
0x14	Supply Controller Status Register	SUPC_SR	Read-only	0x0000_0000
0x18	Reserved			

18.4.3 Supply Controller Control Register

Name: SUPC_CR
Address: 0x400E1410
Access: Write-only

ACCESS.	wille-only								
31	30	29	28	27	26	25	24		
	KEY								
23	22	21	20	19	18	17	16		
_	_	_	_	_	_	_	_		
15	14	13	12	11	10	9	8		
_	_	_	_	_	_	_	_		
7	6	5	4	3	2	1	0		
_	_	_	_	XTALSEL	VROFF	_	_		

This register can only be written if the WPEN bit is cleared in the System Controller Write Protection Mode Register (SYSC_MR).

• VROFF: Voltage Regulator Off

0 (NO_EFFECT): No effect.

1 (STOP_VREG): If KEY is correct, asserts the vddcore_nreset and stops the voltage regulator.

Note: This bit is located in the VDDIO domain.

• XTALSEL: Crystal Oscillator Select

0 (NO_EFFECT): No effect.

1 (CRYSTAL_SEL): If KEY is correct, switches the slow clock on the crystal oscillator output.

Note: This bit is located in the VDDIO domain.

KEY: Password

Value	Name	Description
0xA5	PASSWD	Writing any other value in this field aborts the write operation.



18.4.4 Supply Controller Supply Monitor Mode Register

SUPC_SMMR 0x400E1414 Address: Access: Read/Write 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 10 9 8 14 13 12 11 **SMIEN SMRSTEN** SMSMPL

3

2

SMTH

This register is located in the VDDIO domain.

6

_

5

This register can only be written if the WPEN bit is cleared in the System Controller Write Protection Mode Register (SYSC_MR).

• SMTH: Supply Monitor Threshold

Name:

7

Selects the threshold voltage of the supply monitor. Refer to the electrical characteristics for voltage values.

4

_

SMSMPL: Supply Monitor Sampling Period

Value	Name	Description
0x0	SMD	Supply Monitor disabled
0x1	CSM	Continuous Supply Monitor
0x2	32SLCK	Supply Monitor enabled one SLCK period every 32 SLCK periods
0x3	256SLCK	Supply Monitor enabled one SLCK period every 256 SLCK periods
0x4	2048SLCK	Supply Monitor enabled one SLCK period every 2,048 SLCK periods

• SMRSTEN: Supply Monitor Reset Enable

0 (NOT_ENABLE): The core reset signal "vddcore_nreset" is not affected when a supply monitor detection occurs.

• SMIEN: Supply Monitor Interrupt Enable

0 (NOT ENABLE): The SUPC interrupt signal is not affected when a supply monitor detection occurs.

1 (ENABLE): The SUPC interrupt signal is asserted when a supply monitor detection occurs.



0

^{1 (}ENABLE): The core reset signal, vddcore_nreset is asserted when a supply monitor detection occurs.

18.4.5 Supply Controller Mode Register

Name: SUPC_MR
Address: 0x400E1418
Access: Read/Write

31	30	29	28	27	26	25	24			
	KEY									
23	22	21	20	19	18	17	16			
_	-	_	OSCBYPASS	-	_	-	-			
15	14	13	12	11	10	9	8			
	ONREG	BODDIS	BODRSTEN	-	-	_	_			
7	6	5	4	3	2	1	0			
_	_	_	_	_	_	_	_			

This register can only be written if the WPEN bit is cleared in the System Controller Write Protection Mode Register (SYSC_MR).

• BODRSTEN: Brownout Detector Reset Enable

0 (NOT_ENABLE): The core reset signal "vddcore_nreset" is not affected when a brownout detection occurs.

1 (ENABLE): The core reset signal, vddcore_nreset is asserted when a brownout detection occurs.

Note: This bit is located in the VDDIO domain.

• BODDIS: Brownout Detector Disable

0 (ENABLE): The core brownout detector is enabled.

1 (DISABLE): The core brownout detector is disabled.

Note: This bit is located in the VDDIO domain.

• ONREG: Voltage Regulator Enable

0 (ONREG_UNUSED): Internal voltage regulator is not used (external power supply is used).

1 (ONREG USED): Internal voltage regulator is used.

Note: This bit is located in the VDDIO domain.

OSCBYPASS: Oscillator Bypass

0 (NO_EFFECT): No effect. Clock selection depends on XTALSEL value.

1 (BYPASS): The 32 kHz crystal oscillator is selected and put in bypass mode.

Note: This bit is located in the VDDIO domain.

KEY: Password Key

Value	Name	Description
0xA5	PASSWD	Writing any other value in this field aborts the write operation.



18.4.6 Supply Controller Wake-up Mode Register

Name: SUPC_WUMR
Address: 0x400E141C
Access: Read/Write

Access:	Read/Write						
31	30	29	28	27	26	25	24
_	-	_	-	-	-	-	_
23	22	21	20	19	18	17	16
_	-	_	_	-		LPDBC	
15	14	13	12	11	10	9	8
_		WKUPDBC		_	_	_	_
7	6	5	4	3	2	1	0
LPDBCCLR	LPDBCEN1	LPDBCEN0	-	RTCEN	RTTEN	SMEN	_
<u></u>	·	·	·	·	·		· · · · · · · · · · · · · · · · · · ·

This register is located in the VDDIO domain.

This register can only be written if the WPEN bit is cleared in the System Controller Write Protection Mode Register (SYSC MR).

• SMEN: Supply Monitor Wake-up Enable

0 (NOT_ENABLE): The supply monitor detection has no wake-up effect.

1 (ENABLE): The supply monitor detection forces the wake-up of the core power supply.

• RTTEN: Real-time Timer Wake-up Enable

0 (NOT ENABLE): The RTT alarm signal has no wake-up effect.

1 (ENABLE): The RTT alarm signal forces the wake-up of the core power supply.

• RTCEN: Real-time Clock Wake-up Enable

0 (NOT_ENABLE): The RTC alarm signal has no wake-up effect.

1 (ENABLE): The RTC alarm signal forces the wake-up of the core power supply.

• LPDBCEN0: Low-power Debouncer Enable WKUP0

0 (NOT ENABLE): The WKUP0 input pin is not connected with low-power debouncer.

1 (ENABLE): The WKUP0 input pin is connected with low-power debouncer and forces a system wake-up.

• LPDBCEN1: Low-power Debouncer Enable WKUP1

0 (NOT_ENABLE): The WKUP1 input pin is not connected with low-power debouncer.

1 (ENABLE): The WKUP1 input pin is connected with low-power debouncer and forces a system wake-up.

• LPDBCCLR: Low-power Debouncer Clear

0 (NOT_ENABLE): A low-power debounce event does not create an immediate clear on the first half of GPBR registers.

1 (ENABLE): A low-power debounce event on WKUP0 or WKUP1 generates an immediate clear on the first half of GPBR registers.



• WKUPDBC: Wake-up Inputs Debouncer Period

Value	Name	Description
0	IMMEDIATE	Immediate, no debouncing, detected active at least on one Slow Clock edge.
1	3_SCLK	WKUPx shall be in its active state for at least 3 SLCK periods
2	32_SCLK	WKUPx shall be in its active state for at least 32 SLCK periods
3	512_SCLK	WKUPx shall be in its active state for at least 512 SLCK periods
4	4096_SCLK	WKUPx shall be in its active state for at least 4,096 SLCK periods
5	32768_SCLK	WKUPx shall be in its active state for at least 32,768 SLCK periods

• LPDBC: Low-power Debouncer Period

Value	Name	Description
0	DISABLE	Disable the low-power debouncers.
1	2_RTCOUT0	WKUP0/1 in active state for at least 2 RTCOUTx periods
2	3_RTCOUT0	WKUP0/1 in active state for at least 3 RTCOUTx periods
3	4_RTCOUT0	WKUP0/1 in active state for at least 4 RTCOUTx periods
4	5_RTCOUT0	WKUP0/1 in active state for at least 5 RTCOUTx periods
5	6_RTCOUT0	WKUP0/1 in active state for at least 6 RTCOUTx periods
6	7_RTCOUT0	WKUP0/1 in active state for at least 7 RTCOUTx periods
7	8_RTCOUT0	WKUP0/1 in active state for at least 8 RTCOUTx periods



18.4.7 Supply Controller Wake-up Inputs Register

Name: SUPC_WUIR
Address: 0x400E1420
Access: Read/Write

31	30	29	28	27	26	25	24
WKUPT15	WKUPT14	WKUPT13	WKUPT12	WKUPT11	WKUPT10	WKUPT9	WKUPT8
23	22	21	20	19	18	17	16
WKUPT7	WKUPT6	WKUPT5	WKUPT4	WKUPT3	WKUPT2	WKUPT1	WKUPT0
15	14	13	12	11	10	9	8
WKUPEN15	WKUPEN14	WKUPEN13	WKUPEN12	WKUPEN11	WKUPEN10	WKUPEN9	WKUPEN8
-							
7	6	5	4	3	2	1	0
WKUPEN7	WKUPEN6	WKUPEN5	WKUPEN4	WKUPEN3	WKUPEN2	WKUPEN1	WKUPEN0

This register is located in the VDDIO domain.

This register can only be written if the WPEN bit is cleared in the System Controller Write Protection Mode Register (SYSC_MR).

• WKUPEN0 - WKUPEN15: Wake-up Input Enable 0 to 15

0 (DISABLE): The corresponding wake-up input has no wake-up effect.

1 (ENABLE): The corresponding wake-up input forces the wake-up of the core power supply.

• WKUPT0 - WKUPT15: Wake-up Input Type 0 to 15

0 (LOW): A low level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake-up of the core power supply.

1 (HIGH): A high level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake-up of the core power supply.

18.4.8 Supply Controller Status Register

Name: SUPC_SR
Address: 0x400E1424
Access: Read-only

	•						
31	30	29	28	27	26	25	24
WKUPIS15	WKUPIS14	WKUPIS13	WKUPIS12	WKUPIS11	WKUPIS10	WKUPIS9	WKUPIS8
23	22	21	20	19	18	17	16
WKUPIS7	WKUPIS6	WKUPIS5	WKUPIS4	WKUPIS3	WKUPIS2	WKUPIS1	WKUPIS0
	-	-	-	-	-	-	-
15	14	13	12	11	10	9	8
_	LPDBCS1	LPDBCS0	_	_	_	-	_
7	6	5	4	3	2	1	0
OSCSEL	SMOS	SMS	SMRSTS	BODRSTS	SMWS	WKUPS	_

Note: Because of the asynchronism between the Slow Clock (SCLK) and the System Clock (MCK), the status register flag reset is taken into account only 2 slow clock cycles after the read of the SUPC SR.

This register is located in the VDDIO domain.

• WKUPS: WKUP Wake-up Status

0 (NO): No wake-up due to the assertion of the WKUP pins has occurred since the last read of SUPC_SR.

1 (PRESENT): At least one wake-up due to the assertion of the WKUP pins has occurred since the last read of SUPC_SR.

SMWS: Supply Monitor Detection Wake-up Status

0 (NO): No wake-up due to a supply monitor detection has occurred since the last read of SUPC SR.

1 (PRESENT): At least one wake-up due to a supply monitor detection has occurred since the last read of SUPC_SR.

• BODRSTS: Brownout Detector Reset Status

0 (NO): No core brownout rising edge event has been detected since the last read of the SUPC SR.

1 (PRESENT): At least one brownout output rising edge event has been detected since the last read of the SUPC_SR.

When the voltage remains below the defined threshold, there is no rising edge event at the output of the brownout detection cell. The rising edge event occurs only when there is a voltage transition below the threshold.

• SMRSTS: Supply Monitor Reset Status

0 (NO): No supply monitor detection has generated a core reset since the last read of the SUPC SR.

1 (PRESENT): At least one supply monitor detection has generated a core reset since the last read of the SUPC_SR.

• SMS: Supply Monitor Status

0 (NO): No supply monitor detection since the last read of SUPC_SR.

1 (PRESENT): At least one supply monitor detection since the last read of SUPC SR.

SMOS: Supply Monitor Output Status

0 (HIGH): The supply monitor detected VDDIO higher than its threshold at its last measurement.

1 (LOW): The supply monitor detected VDDIO lower than its threshold at its last measurement.



• OSCSEL: 32-kHz Oscillator Selection Status

0 (RC): The slow clock, SLCK is generated by the embedded 32 kHz RC oscillator.

1 (CRYST): The slow clock, SLCK is generated by the 32 kHz crystal oscillator.

• LPDBCS0: Low-power Debouncer Wake-up Status on WKUP0

0 (NO): No wake-up due to the assertion of the WKUP0 pin has occurred since the last read of SUPC_SR.

1 (PRESENT): At least one wake-up due to the assertion of the WKUP0 pin has occurred since the last read of SUPC_SR.

• LPDBCS1: Low-power Debouncer Wake-up Status on WKUP1

0 (NO): No wake-up due to the assertion of the WKUP1 pin has occurred since the last read of SUPC_SR.

1 (PRESENT): At least one wake-up due to the assertion of the WKUP1 pin has occurred since the last read of SUPC SR.

• WKUPIS0-WKUPIS15: WKUP Input Status 0 to 15

0 (DIS): The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event.

1 (EN): The corresponding wake-up input was active at the time the debouncer triggered a wake-up event.



18.4.9 System Controller Write Protection Mode Register

Name: SYSC_WPMR
Access: Read/Write

Reset: See Table 18-1 "System Controller Registers"

31	30	29	28	27	26	25	24
			WPI	KEY			
23	22	21	20	19	18	17	16
			WPI	KEY			
15	14	13	12	11	10	9	8
			WPI	KEY			
7	6	5	4	3	2	1	0
_	_	_	_	_	_	_	WPEN

• WPEN: Write Protection Enable

0: Disables the write protection if WPKEY corresponds to 0x525443 ("RTC" in ASCII).

See Section 18.3.8 "Register Write Protection" for the list of registers that can be write-protected.

• WPKEY: Write Protection Key.

Value	Name	Description
0x525443	PASSWD	Writing any other value in this field aborts the write operation of the WPEN bit. Always reads as 0.



^{1:} Enables the write protection if WPKEY corresponds to 0x525443 ("RTC" in ASCII).

19. General-Purpose Backup Registers (GPBR)

19.1 Description

The System Controller embeds 8 General-purpose Backup registers.

It is possible to generate an immediate clear of the content of General-purpose Backup registers 0 to 3 (first half) if a Low-power Debounce event is detected on one of the wakeup pins, WKUP0 or WKUP1. The content of the other General-purpose Backup registers (second half) remains unchanged.

The Supply Controller module must be programmed accordingly. In the register SUPC_WUMR in the Supply Controller module, LPDBCCLR, LPDBCEN0 and/or LPDBCEN1 bit must be configured to 1 and LPDBC must be other than 0.

If a Tamper event has been detected, it is not possible to write to the General-purpose Backup registers while the LPDBCS0 or LPDBCS1 flags are not cleared in the Supply Controller Status register SUPC_SR.

19.2 Embedded Characteristics

8 32-bit General Purpose Backup Registers



19.3 General Purpose Backup Registers (GPBR) User Interface

Table 19-1. Register Mapping

Offset	Register	Name	Access	Reset
0x0	General Purpose Backup Register 0	SYS_GPBR0	Read-write	_
0x1C	General Purpose Backup Register 7	SYS_GPBR7	Read-write	_



19.3.1 General Purpose Backup Register x

Name: SYS_GPBRx Address: 0x400E1490 Access: Read-write

31	30	29	28	27	26	25	24
			GPBR_	VALUE			
23	22	21	20	19	18	17	16
			GPBR_	VALUE			
15	14	13	12	11	10	9	8
			GPBR_	VALUE			
7	6	5	4	3	2	1	0
			GPBR_	VALUE			

• GPBR_VALUE: Value of GPBR x

If a Tamper event has been detected, it is not possible to write GPBR_VALUE as long as the LPDBCS0 or LPDBCS1 flags have not been cleared in Supply Controller Status register SUPC_SR.

20. Enhanced Embedded Flash Controller (EEFC)

20.1 Description

The Enhanced Embedded Flash Controller (EEFC) ensures the interface of the Flash block with the 32-bit internal bus.

Its 128-bit or 64-bit wide memory interface increases performance. It also manages the programming, erasing, locking and unlocking sequences of the Flash using a full set of commands. One of the commands returns the embedded Flash descriptor definition that informs the system about the Flash organization, thus making the software generic.

20.2 Embedded Characteristics

- Interface of the Flash Block with the 32-bit Internal Bus
- Increases Performance in Thumb-2 Mode with 128-bit or 64-bit-wide Memory Interface up to 120 MHz
- Code Loop Optimization
- 256 Lock Bits, Each Protecting a Lock Region
- GPNVMx General-purpose GPNVM Bits
- One-by-one Lock Bit Programming
- Commands Protected by a Keyword
- Erase the Entire Flash
- Erase by Plane
- Erase by Sector
- Erase by Pages
- Possibility of Erasing before Programming
- Locking and Unlocking Operations
- Possibility to Read the Calibration Bits

20.3 Product Dependencies

20.3.1 Power Management

The Enhanced Embedded Flash Controller (EEFC) is continuously clocked. The Power Management Controller has no effect on its behavior.

20.3.2 Interrupt Sources

The EEFC interrupt line is connected to the interrupt controller. Using the EEFC interrupt requires the interrupt controller to be programmed first. The EEFC interrupt is generated only on FRDY bit rising.

Table 20-1. Peripheral IDs

Instance	ID
EFC0	6
EFC1	7



20.4 Functional Description


20.4.1 Embedded Flash Organization

The embedded Flash interfaces directly with the 32-bit internal bus. The embedded Flash is composed of:

- One memory plane organized in several pages of the same size.
- Two 128-bit or 64-bit read buffers used for code read optimization.
- One 128-bit or 64-bit read buffer used for data read optimization.
- One write buffer that manages page programming. The write buffer size is equal to the page size. This buffer
 is write-only and accessible all along the 1 MByte address space, so that each word can be written to its final
 address.
- Several lock bits used to protect write/erase operation on several pages (lock region). A lock bit is associated with a lock region composed of several pages in the memory plane.
- Several bits that may be set and cleared through the EEFC interface, called general-purpose non-volatile memory bits (GPNVM bits).

The embedded Flash size, the page size, the organization of lock regions and the definition of GPNVM bits are specific to the product. The EEFC returns a descriptor of the Flash controlled after a Get descriptor command issued by the application (see "Get Flash Descriptor Command" on page 356).

Figure 20-1. Embedded Flash Organization



20.4.2 Read Operations

An optimized controller manages embedded Flash reads, thus increasing performance when the processor is running in Thumb-2 mode by means of the 128- or 64-bit-wide memory interface.

The Flash memory is accessible through 8-, 16- and 32-bit reads.

As the Flash block size is smaller than the address space reserved for the internal memory area, the embedded Flash wraps around the address space and appears to be repeated within it.

The read operations can be performed with or without wait states. Wait states must be programmed in the field FWS (Flash Read Wait State) in the Flash Mode register (EEFC_FMR). Defining FWS as 0 enables the single-cycle access of the embedded Flash. Refer to the Electrical Characteristics section for more details.

20.4.2.1 128-bit or 64-bit Access Mode

By default, the read accesses of the Flash are performed through a 128-bit wide memory interface. It improves system performance especially when 2 or 3 wait states are needed.

For systems requiring only 1 wait state, or to focus on current consumption rather than performance, the user can select a 64-bit wide memory access via the FAM bit in EEFC FMR.

Refer to the Electrical Characteristics section for more details.

20.4.2.2 Code Read Optimization


Code read optimization is enabled if the SCOD bit in EEFC_FMR is cleared.

A system of 2 x 128-bit or 2 x 64-bit buffers is added in order to optimize sequential code fetch.

Note: Immediate consecutive code read accesses are not mandatory to benefit from this optimization.

The sequential code read optimization is enabled by default. If the SCOD bit in EEFC_FMR is set to 1, these buffers are disabled and the sequential code read is no longer optimized.


Another system of 2 x 128-bit or 2 x 64-bit buffers is added in order to optimize loop code fetch. Refer to "Code Loop Optimization" on page 352 for more details.



Note: When FWS is equal to 0, all the accesses are performed in a single-cycle access.







Note: When FWS is included between 1 and 3, in case of sequential reads, the first access takes (FWS+1) cycles, the other ones only 1 cycle.

20.4.2.3 Code Loop Optimization

Code loop optimization is enabled when the CLOE bit of EEFC_FMR is set to 1.


When a backward jump is inserted in the code, the pipeline of the sequential optimization is broken and becomes inefficient. In this case, the loop code read optimization takes over from the sequential code read optimization to prevent the insertion of wait states. The loop code read optimization is enabled by default. In EEFC_FMR, if the bit CLOE is reset to 0 or the bit SCOD is set to 1, these buffers are disabled and the loop code read is not optimized.

When code loop optimization is enabled, if inner loop body instructions L_0 to L_n are positioned from the 128-bit Flash memory cell M_{b0} to the memory cell M_{p1} , after recognition of a first backward branch, the first two Flash memory cells M_{b0} and M_{b1} targeted by this branch are cached for fast access from the processor at the next loop iteration.

Then by combining the sequential prefetch (described in Section 20.4.2.2 "Code Read Optimization") through the loop body with the fast read access to the loop entry cache, the entire loop can be iterated with no wait state.

Figure 20-4 illustrates code loop optimization.

Figure 20-4. Code Loop Optimization




20.4.2.4 Data Read Optimization

The organization of the Flash in 128 bits (or 64 bits) is associated with two 128-bit (or 64-bit) prefetch buffers and one 128-bit (or 64-bit) data read buffer, thus providing maximum system performance. This buffer is added in order to store the requested data plus all the data contained in the 128-bit (64-bit) aligned data. This speeds up sequential data reads if, for example, FWS is equal to 1 (see Figure 20-5). The data read optimization is enabled by default. If the SCOD bit in EEFC_FMR is set to 1, this buffer is disabled and the data read is no longer optimized.

Note: No consecutive data read accesses are mandatory to benefit from this optimization.

Figure 20-5. Data Read Optimization for FWS = 1





20.4.3 Flash Commands

The EEFC offers a set of commands to manage programming the Flash memory, locking and unlocking lock regions, consecutive programming, locking and full Flash erasing, etc.

Table 20-2. Set of Commands

Command	Value	Mnemonic
Get Flash descriptor	0x00	GETD
Write page	0x01	WP
Write page and lock	0x02	WPL
Erase page and write page	0x03	EWP
Erase page and write page then lock	0x04	EWPL
Erase all	0x05	EA
Erase pages	0x07	EPA
Set lock bit	0x08	SLB
Clear lock bit	0x09	CLB
Get lock bit	0x0A	GLB
Set GPNVM bit	0x0B	SGPB
Clear GPNVM bit	0x0C	CGPB
Get GPNVM bit	0x0D	GGPB
Start read unique identifier	0x0E	STUI
Stop read unique identifier	0x0F	SPUI
Get CALIB bit	0x10	GCALB
Erase sector	0x11	ES
Write user signature	0x12	WUS
Erase user signature	0x13	EUS
Start read user signature	0x14	STUS
Stop read user signature	0x15	SPUS

In order to perform one of these commands, the Flash Command register (EEFC_FCR) must be written with the correct command using the FCMD field. As soon as EEFC_FCR is written, the FRDY flag and the FVALUE field in the Flash Result register (EEFC_FRR) are automatically cleared. Once the current command is achieved, then the FRDY flag is automatically set. If an interrupt has been enabled by setting the FRDY bit in EEFC_FMR, the corresponding interrupt line of the interrupt controller is activated. (Note that this is true for all commands except for the STUI Command. The FRDY flag is not set when the STUI command is achieved.)


All the commands are protected by the same keyword, which must be written in the eight highest bits of EEFC FCR.

Writing EEFC_FCR with data that does not contain the correct key and/or with an invalid command has no effect on the whole memory plane, but the FCMDE flag is set in the Flash Status register (EEFC_FSR). This flag is automatically cleared by a read access to EEFC_FSR.

When the current command writes or erases a page in a locked region, the command has no effect on the whole memory plane, but the FLOCKE flag is set in EEFC_FSR. This flag is automatically cleared by a read access to EEFC_FSR.



Figure 20-6. Command State Chart





20.4.3.1 Get Flash Descriptor Command

This command provides the system with information on the Flash organization. The system can take full advantage of this information. For instance, a device could be replaced by one with more Flash capacity, and so the software is able to adapt itself to the new configuration.

To get the embedded Flash descriptor, the application writes the GETD command in EEFC_FCR. The first word of the descriptor can be read by the software application in EEFC_FRR as soon as the FRDY flag in EEFC_FSR rises. The next reads of EEFC_FRR provide the following word of the descriptor. If extra read operations to EEFC_FRR are done after the last word of the descriptor has been returned, then EEFC_FRR value is 0 until the next valid command.

Table 20-3. Flash Descriptor Definition

Symbol	Word Index	Description	
FL_ID	0	Flash interface description	
FL_SIZE	1	Flash size in bytes	
FL_PAGE_SIZE	2	Page size in bytes	
FL_NB_PLANE	3	Number of planes.	
FL_PLANE[0]	4	Number of bytes in the plane.	
FL_NB_LOCK	4 + FL_NB_PLANE	Number of lock bits. A bit is associated with a lock region. A lock bit is used to prevent write or erase operations in the lock region.	
FL_LOCK[0]	4 + FL_NB_PLANE + 1	Number of bytes in the first lock region.	

20.4.3.2 Write Commands

Several commands are used to program the Flash.

Only 0 values can be programmed using Flash technology; 1 is the erased value. In order to program words in a page, the page must first be erased. Commands are available to erase the full memory plane or a given number of pages. With the EWP and EWPL commands, a page erase is done automatically before a page programming.

After programming, the page (the entire lock region) can be locked to prevent miscellaneous write or erase sequences. The lock bit can be automatically set after page programming using WPL or EWPL commands.

Data to be programmed in the Flash must be written in an internal latch buffer before writing the programming command in EEFC_FCR. Data can be written at their final destination address, as the latch buffer is mapped into the Flash memory address space and wraps around within this Flash address space.

Byte and half-word AHB accesses to the latch buffer are not allowed. Only 32-bit word accesses are supported.

32-bit words must be written continuously, in either ascending or descending order. Writing the latch buffer in a random order is not permitted. This prevents mapping a C-code structure to the latch buffer and accessing the data of the structure in any order. It is instead recommended to fill in a C-code structure in SRAM and copy it in the latch buffer in a continuous order.

Write operations in the latch buffer are performed with the number of wait states programmed for reading the Flash.

The latch buffer is automatically re-initialized, i.e., written with logical 1, after execution of each programming command. However, after power-up, the latch buffer is not initialized. If only part of the page is to be written with user data, the remaining part must be erased (written with 1).

The programming sequence is as follows:



- Write the data to be programmed in the latch buffer.
- Write the programming command in EEFC_FCR. This will automatically clear the FRDY bit in EEFC_TSR.
- When Flash programming is completed, the FRDY bit in EEFC_FSR rises. If an interrupt has been enabled by setting the bit FRDY in EEFC_FMR, the interrupt line of the EEFC is activated.

Three errors can be detected in EEFC_FSR after a programming sequence:

- Command Error: a bad keyword has been written in EEFC FCR.
- Lock Error: the page to be programmed belongs to a locked region. A command must be run previously to unlock the corresponding region.
- Flash Error: when programming is completed, the WriteVerify test of the Flash memory has failed.

Only one page can be programmed at a time. It is possible to program all the bits of a page (full page programming) or only some of the bits of the page (partial page programming).

Depending on the number of bits to be programmed within the page, the EEFC adapts the write operations required to program the Flash.

When the Programming Page command is given, the EEFC starts the programming sequence and all the bits written at 0 in the latch buffer are cleared in the Flash memory array.

During programming, i.e. until FDRY rises, access to the Flash is not allowed.

Full Page Programming

To program a full page, all the bits of the page must be erased before writing the latch buffer and launching the WP command. The latch buffer must be written in ascending order, starting from the first address of the page. See Figure 20-7, "Full Page Programming".

Partial Page Programming

To program only part of a page using the WP command, the following constraints must be respected:

- Data to be programmed must be contained in integer multiples of 64-bit address-aligned words.
- 64-bit words can be programmed only if all the corresponding bits in the Flash array are erased (at logical value 1).


See Figure 20-8, "Partial Page Programming"

Programming Bytes


Individual bytes can be programmed using the partial page programming mode. In this case, an area of 64 bits must be reserved for each byte, as shown in Figure 20-9, "Programming Bytes in the Flash".




Figure 20-7. Full Page Programming




Before programming: Unerased page in Flash array



Step 1: Flash array after page erase




Step 2: Writing a page in the latch buffer




Step 3: Page in Flash array after issuing WP command and FRDY=1


Figure 20-8. Partial Page Programming




Step 1: Flash array after page erase



Step 3: Flash array after programming a second 64-bit data at address 0xX00 (write latch buffer + WP)




Step 2: Flash array after programming 64-bit at address 0xX08 (write latch buffer + WP)




Step 4: Flash array after programming a 128-bit data word at address 0xX10 (write latch buffer + WP)



Figure 20-9. Programming Bytes in the Flash





Step 1: Flash array after programming first byte (0xAA) 64-bit used at address 0xX00 (write latch buffer + WP)

Step 2: Flash array after programming second byte (0x55 64-bit used at address 0xX08 (write latch buffer + WP)

Note: The byte location shown here is for example only, it can be any byte location within a 64-bit word.

20.4.3.3 Erase Commands

Erase commands are allowed only on unlocked regions. Depending on the Flash memory, several commands can be used to erase the Flash:

- Erase all memory (EA): all memory is erased. The processor must not fetch code from the Flash memory.
- Erase pages (EPA): 8 or 16 pages are erased in the Flash sector selected. The first page to be erased is specified in the FARG[15:2] field of the MC_FCR. The first page number must be modulo 8, 16 or 32 depending on the number of pages to erase at the same time.
- Erase sector (ES): a full memory sector is erased. Sector size depends on the Flash memory. FARG must be set with a page number that is in the sector to be erased.

If the processor is fetching code from the Flash memory while the EPA or ES command is being performed, the processor accesses will be stalled until the EPA command is completed. To avoid stalling the processor, the code can be run out of internal SRAM.

The erase sequence is:

- Erase starts as soon as one of the erase commands and the FARG field are written in EEFC_FCR.
 - For the EPA command, the two lowest bits of the FARG field define the number of pages to be erased (FARG[1:0]):

Table 20-4. FARG Field for EPA Command

FARG[1:0]	Number of pages to be erased with EPA command
0	4 pages (only valid for small 8 KB sectors)
1	8 pages
2	16 pages
3	32 pages (not valid for small 8 KB sectors)



• When programming is completed, the FRDY bit in EEFC_FSR rises. If an interrupt has been enabled by setting the FRDY bit in EEFC FMR, the interrupt line of the interrupt controller is activated.

Three errors can be detected in EEFC FSR after a programming sequence:

- Command Error: a bad keyword has been written in EEFC_FCR.
- Lock Error: at least one page to be erased belongs to a locked region. The erase command has been
 refused, no page has been erased. A command must be run previously to unlock the corresponding region.
- Flash Error: at the end of the programming, the EraseVerify test of the Flash memory has failed.

20.4.3.4 Lock Bit Protection

Lock bits are associated with several pages in the embedded Flash memory plane. This defines lock regions in the embedded Flash memory plane. They prevent writing/erasing protected pages.

The lock sequence is:

- The Set lock bit command (SLB) and a page number to be protected are written in EEFC_FCR.
- When the locking completes, the FRDY bit in EEFC_FSR rises. If an interrupt has been enabled by setting
 the FRDY bit in EEFC_FMR, the interrupt line of the interrupt controller is activated.
- The result of the SLB command can be checked running a Get Lock Bit (GLB) command.

Note: The value of the FARG argument passed together with SLB command must not exceed the higher lock bit index available in the product.

Two errors can be detected in EEFC FSR after a programming sequence:

- Command Error: a bad keyword has been written in EEFC FCR.
- Flash Error: at the end of the programming, the EraseVerify or WriteVerify test of the Flash memory has failed.

It is possible to clear lock bits previously set. Then the locked region can be erased or programmed. The unlock sequence is:

- The Clear lock bit command (CLB) and a page number to be unprotected are written in EEFC_FCR.
- When the unlock completes, the FRDY bit in EEFC_FSR rises. If an interrupt has been enabled by setting
 the FRDY bit in EEFC_FMR, the interrupt line of the interrupt controller is activated.

Note: The value of the FARG argument passed together with CLB command must not exceed the higher lock bit index available in the product.

Two errors can be detected in EEFC_FSR after a programming sequence:

- Command Error: a bad keyword has been written in EEFC FCR.
- Flash Error: at the end of the programming, the EraseVerify or WriteVerify test of the Flash memory has failed.

The status of lock bits can be returned by the EEFC. The Get lock bit status sequence is:

- The Get lock bit command (GLB) is written in EEFC FCR, FARG field is meaningless.
- Lock bits can be read by the software application in EEFC_FRR. The first word read corresponds to the 32 first lock bits, next reads providing the next 32 lock bits as long as it is meaningful. Extra reads to EEFC FRR return 0.

For example, if the third bit of the first word read in EEFC_FRR is set, then the third lock region is locked.

Two errors can be detected in EEFC_FSR after a programming sequence:

- Command Error: a bad keyword has been written in EEFC_FCR
- Flash Error: at the end of the programming, the EraseVerify or WriteVerify test of the Flash memory has failed.

Note: Access to the Flash in read is permitted when a set, clear or get lock bit command is performed.



20.4.3.5 GPNVM Bit

GPNVM bits do not interfere with the embedded Flash memory plane. Refer to specific product details for information on GPNVM bit action.

The Set GPNVM bit sequence is:

- Start the Set GPNVM bit command (SGPB) by writing EEFC_FCR with the SGPB command and the number
 of the GPNVM bits to be set.
- When the GPNVM bit is set, the bit FRDY in EEFC_FSR rises. If an interrupt was enabled by setting the FRDY bit in EEFC_FMR, the interrupt line of the interrupt controller is activated.
- The result of the SGPB command can be checked by running a Get GPNVM bit (GGPB) command.

Note: The value of the FARG argument passed together with SGPB command must not exceed the higher GPNVM index available in the product. Flash data content is not altered if FARG exceeds the limit. Command Error is detected only if FARG is greater than 8.

Two errors can be detected in EEFC FSR after a programming sequence:

- Command Error: a bad keyword has been written in EEFC FCR.
- Flash Error: at the end of the programming, the EraseVerify or WriteVerify test of the Flash memory has failed.

It is possible to clear GPNVM bits previously set. The Clear GPNVM bit sequence is:

- Start the Clear GPNVM bit command (CGPB) by writing EEFC_FCR with CGPB and the number of the GPNVM bits to be cleared.
- When the clear completes, the FRDY bit in EEFC_FSR rises. If an interrupt has been enabled by setting the FRDY bit in EEFC_FMR, the interrupt line of the interrupt controller is activated.

Note: The value of the FARG argument passed together with CGPB command must not exceed the higher GPNVM index available in the product. Flash data content is not altered if FARG exceeds the limit. Command Error is detected only if FARG is greater than 8.

Two errors can be detected in EEFC FSR after a programming sequence:

- Command Error: a bad keyword has been written in EEFC_FCR.
- Flash Error: at the end of the programming, the EraseVerify or WriteVerify test of the Flash memory has failed.

The status of GPNVM bits can be returned by the EEFC. The sequence is:

- Start the Get GPNVM bit command by writing EEFC FCR with GGPB. The FARG field is meaningless.
- GPNVM bits can be read by the software application in EEFC_FRR. The first word read corresponds to the 32 first GPNVM bits, following reads provide the next 32 GPNVM bits as long as it is meaningful. Extra reads to EEFC_FRR return 0.

For example, if the third bit of the first word read in EEFC_FRR is set, then the third GPNVM bit is active.

One error can be detected in EEFC FSR after a programming sequence:

Command Error: a bad keyword has been written in EEFC_FCR.

Note: Access to the Flash in read is permitted when a set, clear or get GPNVM bit command is performed.

20.4.3.6 Calibration Bit

Calibration bits do not interfere with the embedded Flash memory plane.

The calibration bits cannot be modified.

The status of calibration bits are returned by the EEFC. The sequence is:

 Issue the Get CALIB bit command by writing EEFC_FCR with GCALB (see Table 20-2). The FARG field is meaningless.



Calibration bits can be read by the software application in EEFC_FRR. The first word read corresponds to
the first 32 calibration bits. The following reads provide the next 32 calibration bits as long as it is meaningful.
Extra reads to EEFC_FRR return 0.

The 4/8/12 MHz Fast RC oscillator is calibrated in production. This calibration can be read through the Get CALIB bit command. The table below shows the bit implementation for each frequency:

Table 20-5. Calibration Bit Indexes

RC Calibration Frequency	EEFC_FRR Bits		
8 MHz output	[28 - 22]		
12 MHz output	[38 - 32]		

The RC calibration for the 4 MHz is set to '1000000'.

20.4.3.7 Security Bit Protection

When the security is enabled, access to the Flash, either through the JTAG/SWD interface or through the Fast Flash Programming interface, is forbidden. This ensures the confidentiality of the code programmed in the Flash.

The security bit is GPNVM0.

Disabling the security bit can only be achieved by asserting the ERASE pin at 1, and after a full Flash erase is performed. When the security bit is deactivated, all accesses to the Flash are permitted.

20.4.3.8 Unique Identifier

Each part is programmed with a 128 bits unique identifier. It can be used to generate keys for example. To read the unique identifier, the sequence is:

- Send the Start read unique identifier command (STUI) by writing EEFC_FCR with the STUI command.
- When the unique identifier is ready to be read, the FRDY bit in EEFC FSR falls.
- The unique identifier is located in the first 128 bits of the Flash memory mapping, thus, at the address 0x0040000-0x004003FF.
- To stop the unique identifier mode, the user needs to send the Stop read unique identifier command (SPUI) by writing EEFC_FCR with the SPUI command.
- When the SPUI command has been performed, the FRDY bit in EEFC_FSR rises. If an interrupt was
 enabled by setting the FRDY bit in EEFC_FMR, the interrupt line of the interrupt controller is activated.

Note that during the sequence, the software cannot run out of Flash.

20.4.3.9 User Signature

Each part contains a user signature of 512 bytes. It can be used for storage. Read, write and erase of this area is allowed.

To read the user signature, the sequence is as follows:

- Send the Start read user signature command (STUS) by writing EEFC FCR with the STUS command.
- When the user signature is ready to be read, the FRDY bit in EEFC FSR falls.
- The user signature is located in the first 512 bytes of the Flash memory mapping, thus, at the address 0x0040000-0x004001FF.
- To stop the user signature mode, the user needs to send the Stop read user signature command (SPUS) by writing EEFC_FCR with the SPUS command.
- When the SPUI command has been performed, the FRDY bit in EEFC_FSR rises. If an interrupt was
 enabled by setting the FRDY bit in EEFC_FMR, the interrupt line of the interrupt controller is activated.

Note that during the sequence, the software cannot run out of Flash or the second plane in case of dual plane.



One error can be detected in EEFC_FSR after this sequence:

Command Error: a bad keyword has been written in EEFC_FCR.

To write the user signature, the sequence is:

- Write the full page, at any page address, within the internal memory area address space.
- Send the Write user signature command (WUS) by writing EEFC_FCR with the WUS command.
- When programming is completed, the FRDY bit in EEFC_FSR rises. If an interrupt has been enabled by setting the FRDY bit in EEFC_FMR, the corresponding interrupt line of the interrupt controller is activated.

Two errors can be detected in EEFC FSR after this sequence:

- Command Error: a bad keyword has been written in EEFC FCR.
- Flash Error: at the end of the programming, the WriteVerify test of the Flash memory has failed.

To erase the user signature, the sequence is:

- Send the Erase user signature command (EUS) by writing EEFC FCR with the EUS command.
- When programming is completed, the FRDY bit in EEFC_FSR rises. If an interrupt has been enabled by setting the FRDY bit in EEFC_FMR, the corresponding interrupt line of the interrupt controller is activated.

Two errors can be detected in EEFC_FSR after this sequence:

- Command Error: a bad keyword has been written in EEFC_FCR.
- Flash Error: at the end of the programming, the EraseVerify test of the Flash memory has failed.

20.5 Enhanced Embedded Flash Controller (EEFC) User Interface

The User Interface of the Embedded Flash Controller (EEFC) is integrated within the System Controller with base address 0x400E0A00.

Table 20-6. Register Mapping

Offset	Register	Name	Access	Reset State
0x00	EEFC Flash Mode Register	EEFC_FMR	Read/Write	0x0400_0000
0x04	EEFC Flash Command Register	EEFC_FCR	Write-only	_
0x08	EEFC Flash Status Register	EEFC_FSR	Read-only	0x00000001
0x0C	EEFC Flash Result Register	EEFC_FRR	Read-only	0x0
0x10	Reserved	_	_	_



20.5.1 EEFC Flash Mode Register

Name: EEFC_FMR

Address: 0x400E0A00 (0), 0x400E0C00 (1)

Access: Read/Write

Offset: 0x00

31	30	29	28	27	26	25	24
_	-	-	-	-	CLOE	_	FAM
23	22	21	20	19	18	17	16
_	-	-	-	-	-	-	SCOD
15	14	13	12	11	10	9	8
_		ı	ı		F\	NS	
7	6	5	4	3	2	1	0
_	_	_	_	_	_	_	FRDY

FRDY: Ready Interrupt Enable

0: Flash Ready does not generate an interrupt.

1: Flash Ready (to accept a new command) generates an interrupt.

FWS: Flash Wait State

This field defines the number of wait states for read and write operations:

Number of cycles for Read/Write operations = FWS+1

SCOD: Sequential Code Optimization Disable

0: The sequential code optimization is enabled.

1: The sequential code optimization is disabled.

No Flash read should be done during change of this register.

FAM: Flash Access Mode

0: 128-bit access in read mode only, to enhance access speed.

1: 64-bit access in read mode only, to enhance power consumption.

No Flash read should be done during change of this register.

• CLOE: Code Loop Optimization Enable

0: The opcode loop optimization is disabled.

1: The opcode loop optimization is enabled.

No Flash read should be done during change of this register.



20.5.2 EEFC Flash Command Register

Name: EEFC_FCR

Address: 0x400E0A04 (0), 0x400E0C04 (1)

Access: Write-only

Offset: 0x04

31	30	29	28	27	26	25	24
	FKEY						
23	22	21	20	19	18	17	16
	FARG						
15	14	13	12	11	10	9	8
	FARG						
7	6	5	4	3	2	1	0
	FCMD						

• FCMD: Flash Command

Value	Name	Description
0x00	GETD	Get Flash descriptor
0x01	WP	Write page
0x02	WPL	Write page and lock
0x03	EWP	Erase page and write page
0x04	EWPL	Erase page and write page then lock
0x05	EA	Erase all
0x07	EPA	Erase pages
0x08	SLB	Set lock bit
0x09	CLB	Clear lock bit
0x0A	GLB	Get lock bit
0x0B	SGPB	Set GPNVM bit
0x0C	CGPB	Clear GPNVM bit
0x0D	GGPB	Get GPNVM bit
0x0E	STUI	Start read unique identifier
0x0F	SPUI	Stop read unique identifier
0x10	GCALB	Get CALIB bit
0x11	ES	Erase sector
0x12	wus	Write user signature
0x13	EUS	Erase user signature
0x14	STUS	Start read user signature
0x15	SPUS	Stop read user signature



• FARG: Flash Command Argument

GETD, GLB, GGPB, STUI, SPUI, GCALB, WUS, EUS, STUS, SPUS, EA	Commands requiring no argument, including Erase all command	FARG is meaningless, must be written with 0
ES	Erase sector command	FARG must be written with any page number within the sector to be erased
		FARG[1:0] defines the number of pages to be erased
		The start page must be written in FARG[15:2].
	Erase pages	FARG[1:0] = 0: Four pages to be erased. FARG[15:2] = Page_Number Modulo 4
EPA		FARG[1:0] = 1: Eight pages to be erased. FARG[15:2] = Page_Number Modulo 8
	command	FARG[1:0] = 2: Sixteen pages to be erased. FARG[15:2] = Page_Number Modulo 16
		FARG[1:0] = 3: Thirty-two pages to be erased. FARG[15:2] = Page_Number Modulo 32
		Refer to Table 20-4 on page 360.
WP, WPL, EWP, EWPL	Programming commands	FARG must be written with the page number to be programmed
SLB, CLB	Lock bit commands	FARG defines the page number to be locked or unlocked
SGPB, CGPB	GPNVM commands	FARG defines the GPNVM number to be programmed

• FKEY: Flash Writing Protection Key

Value	Name	Description
0x5A	PASSWD	The 0x5A value enables the command defined by the bits of the register. If the field is written with a different value, the write is not performed and no action is started.



20.5.3 EEFC Flash Status Register

Name: EEFC FSR

Address: 0x400E0A08 (0), 0x400E0C08 (1)

Access: Read-only

Offset: 0x08

31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	-	-	_	_	ı	_
15	14	13	12	11	10	9	8
_		-	-	_	-	ı	_
7	6	5	4	3	2	1	0
_	_	_	-	FLERR	FLOCKE	FCMDE	FRDY

FRDY: Flash Ready Status

0: The EEFC is busy.

1: The EEFC is ready to start a new command.

When set, this flag triggers an interrupt if the FRDY flag is set in EEFC FMR.

This flag is automatically cleared when the EEFC is busy.

• FCMDE: Flash Command Error Status

0: No invalid commands and no bad keywords were written in EEFC_FMR.

1: An invalid command and/or a bad keyword was/were written in EEFC_FMR.

This flag is automatically cleared when EEFC FSR is read or EEFC FCR is written.

• FLOCKE: Flash Lock Error Status

0: No programming/erase of at least one locked region has happened since the last read of EEFC_FSR.

1: Programming/erase of at least one locked region has happened since the last read of EEFC_FSR.

This flag is automatically cleared when EEFC_FSR is read or EEFC_FCR is written.

• FLERR: Flash Error Status

0: No Flash memory error occurred at the end of programming (EraseVerify or WriteVerify test has passed).

1: A Flash memory error occurred at the end of programming (EraseVerify or WriteVerify test has failed).



20.5.4 EEFC Flash Result Register

Name: EEFC_FRR

Address: 0x400E0A0C (0), 0x400E0C0C (1)

Access: Read-only

Offset: 0x0C

31	30	29	28	27	26	25	24
	FVALUE						
23	22	21	20	19	18	17	16
	FVALUE						
15	14	13	12	11	10	9	8
	FVALUE						
7	6	5	4	3	2	1	0
	FVALUE						

• FVALUE: Flash Result Value

The result of a Flash command is returned in this register. If the size of the result is greater than 32 bits, then the next resulting value is accessible at the next register read.



21. Fast Flash Programming Interface (FFPI)

21.1 Description

The Fast Flash Programming Interface (FFPI) provides parallel high-volume programming using a standard gang programmer. The parallel interface is fully handshaked and the device is considered to be a standard EEPROM. Additionally, the parallel protocol offers an optimized access to all the embedded Flash functionalities.

Although the Fast Flash Programming Mode is a dedicated mode for high volume programming, this mode is not designed for in-situ programming.

21.2 Embedded Characteristics

- Programming Mode for High-volume Flash Programming Using Gang Programmer
 - Offers Read and Write Access to the Flash Memory Plane
 - Enables Control of Lock Bits and General-purpose NVM Bits
 - Enables Security Bit Activation
 - Disabled Once Security Bit is Set
- Parallel Fast Flash Programming Interface
 - Provides an 16-bit Parallel Interface to Program the Embedded Flash
 - Full Handshake Protocol



21.3 Parallel Fast Flash Programming

21.3.1 Device Configuration

In Fast Flash Programming Mode, the device is in a specific test mode. Only a certain set of pins is significant. The rest of the PIOs are used as inputs with a pull-up. The crystal oscillator is in bypass mode. Other pins must be left unconnected.

Figure 21-1. SAM4SxB/C Parallel Programming Interface




Table 21-1. Signal Description List

			Active			
Signal Name	Function	Туре	Level	Comments		
	Pow	er				
VDDIO	I/O Lines Power Supply	Power				
VDDCORE	Core Power Supply	Power				
VDDPLL	PLL Power Supply	Power				
GND	Ground	Ground				
	Cloc	ks				
	Main Clock Input.					
XIN	This input can be tied to GND. In this case, the device is clocked by the internal RC oscillator.	Input		32 KHz to 50 MHz		
	Test					
TST	Test Mode Select	Input	High	Must be connected to VDDIO		
PGMEN0	Test Mode Select	Input	High	Must be connected to VDDIO		
PGMEN1	Test Mode Select	Input	High	Must be connected to VDDIO		
PGMEN2	Test Mode Select	Input	Low	Must be connected to GND		

Table 21-1. Signal Description List (Continued)

Signal Name	Function	Туре	Active Level	Comments		
	PIO					
PGMNCMD	Valid command available	Input	Low	Pulled-up input at reset		
PGMRDY	0: Device is busy	Quitnut	Lliab	Dulla dura in and at an at		
PGWRDT	1: Device is ready for a new command	Output High		Pulled-up input at reset		
PGMNOE	Output Enable (active high)	Input	Low	Pulled-up input at reset		
PGMNVALID	0: DATA[15:0] is in input mode	Quitnut	Low	Dulled up input at recet		
PGIVINVALID	1: DATA[15:0] is in output mode	Output Low		Pulled-up input at reset		
PGMM[3:0]	Specifies DATA type (see Table 21-2)	Input		Pulled-up input at reset		
PGMD[15:0]	Bi-directional data bus	Input/Output		Pulled-up input at reset		

21.3.2 Signal Names

Depending on the MODE settings, DATA is latched in different internal registers.

Table 21-2. Mode Coding

MODE[3:0]	Symbol	Data
0000	CMDE	Command Register
0001	ADDR0	Address Register LSBs
0010	ADDR1	
0011	ADDR2	
0100	ADDR3	Address Register MSBs
0101	DATA	Data Register
Default	IDLE	No register

When MODE is equal to CMDE, then a new command (strobed on DATA[15:0] signals) is stored in the command register.

Table 21-3. Command Bit Coding

DATA[15:0]	Symbol	Command Executed
0x0011	READ	Read Flash
0x0012	WP	Write Page Flash
0x0022	WPL	Write Page and Lock Flash
0x0032	EWP	Erase Page and Write Page
0x0042	EWPL	Erase Page and Write Page then Lock
0x0013	EA	Erase All
0x0014	SLB	Set Lock Bit
0x0024	CLB	Clear Lock Bit
0x0015	GLB	Get Lock Bit
0x0034	SGPB	Set General Purpose NVM bit
0x0044	CGPB	Clear General Purpose NVM bit



Table 21-3. Command Bit Coding (Continued)

DATA[15:0]	Symbol	Command Executed	
0x0025	GGPB	Get General Purpose NVM bit	
0x0054	SSE	Set Security Bit	
0x0035	GSE	Get Security Bit	
0x001F	WRAM	Write Memory	
0x001E	GVE	Get Version	

21.3.3 Entering Programming Mode

The following algorithm puts the device in Parallel Programming Mode:

- Apply the supplies as described in Table 21-1.
- Apply XIN clock within T_{POR RESET} if an external clock is available.
- Wait for T_{POR RESET}
- Start a read or write handshaking.

Note: After reset, the device is clocked by the internal RC oscillator. Before clearing RDY signal, if an external clock (> 32 kHz) is connected to XIN, then the device switches on the external clock. Else, XIN input is not considered. A higher frequency on XIN speeds up the programmer handshake.

21.3.4 Programmer Handshaking

An handshake is defined for read and write operations. When the device is ready to start a new operation (RDY signal set), the programmer starts the handshake by clearing the NCMD signal. The handshaking is achieved once NCMD signal is high and RDY is high.

21.3.4.1 Write Handshaking

For details on the write handshaking sequence, refer to Figure 21-2 Figure 21-3 and Table 21-4.

Figure 21-2. Parallel Programming Timing, Write Sequence




Figure 21-3. Parallel Programming Timming, Write Sequence




Table 21-4. Write Handshake

Step	Programmer Action	Device Action	Data I/O
1	Sets MODE and DATA signals	Waits for NCMD low	Input
2	Clears NCMD signal	Latches MODE and DATA	Input
3	Waits for RDY low	Clears RDY signal	Input
4	Releases MODE and DATA signals	Executes command and polls NCMD high	Input
5	Sets NCMD signal	Executes command and polls NCMD high	Input
6	Waits for RDY high	Sets RDY	Input

21.3.4.2 Read Handshaking

For details on the read handshaking sequence, refer to Figure 21-4 Figure 21-5 and Table 21-5.

Figure 21-4. Parallel Programming Timing, Read Sequence






Figure 21-5. Parallel Programming Timing, Read Sequence




Table 21-5. Read Handshake

Step	Programmer Action	Device Action	DATA I/O
1	Sets MODE and DATA signals	Waits for NCMD low	Input
2	Clears NCMD signal	Latch MODE and DATA	Input
3	Waits for RDY low	Clears RDY signal	Input
4	Sets DATA signal in tristate	Waits for NOE Low	Input
5	Clears NOE signal		Tristate
6	Waits for NVALID low	Sets DATA bus in output mode and outputs the flash contents.	Output
7		Clears NVALID signal	Output
8	Reads value on DATA Bus	Waits for NOE high	Output
9	Sets NOE signal		Output
10	Waits for NVALID high	Sets DATA bus in input mode	Х
11	Sets DATA in output mode	Sets NVALID signal	Input
12	Sets NCMD signal	Waits for NCMD high	Input
13	Waits for RDY high	Sets RDY signal	Input

21.3.5 Device Operations

Several commands on the Flash memory are available. These commands are summarized in Table 21-3 on page 373. Each command is driven by the programmer through the parallel interface running several read/write handshaking sequences.

When a new command is executed, the previous one is automatically achieved. Thus, chaining a read command after a write automatically flushes the load buffer in the Flash.

21.3.5.1 Flash Read Command

This command is used to read the contents of the Flash memory. The read command can start at any valid address in the memory plane and is optimized for consecutive reads. Read handshaking can be chained; an internal address buffer is automatically increased.

Table 21-6. Read Command

Step	Handshake Sequence	MODE[3:0]	DATA[15:0]
1	Write handshaking	CMDE	READ
2	Write handshaking	ADDR0	Memory Address LSB
3	Write handshaking	ADDR1	Memory Address
4	Read handshaking	DATA	*Memory Address++
5	Read handshaking	DATA	*Memory Address++
n	Write handshaking	ADDR0	Memory Address LSB
n+1	Write handshaking	ADDR1	Memory Address
n+2	Read handshaking	DATA	*Memory Address++
n+3	Read handshaking	DATA	*Memory Address++

21.3.5.2 Flash Write Command

This command is used to write the Flash contents.

The Flash memory plane is organized into several pages. Data to be written are stored in a load buffer that corresponds to a Flash memory page. The load buffer is automatically flushed to the Flash:

- before access to any page other than the current one
- when a new command is validated (MODE = CMDE)

The **Write Page** command **(WP)** is optimized for consecutive writes. Write handshaking can be chained; an internal address buffer is automatically increased.

Table 21-7. Write Command

Step	Handshake Sequence	MODE[3:0]	DATA[15:0]
1	Write handshaking	CMDE	WP or WPL or EWP or EWPL
2	Write handshaking	ADDR0	Memory Address LSB
3	Write handshaking	ADDR1	Memory Address
4	Write handshaking	DATA	*Memory Address++
5	Write handshaking	DATA	*Memory Address++
n	Write handshaking	ADDR0	Memory Address LSB
n+1	Write handshaking	ADDR1	Memory Address
n+2	Write handshaking	DATA	*Memory Address++
n+3	Write handshaking	DATA	*Memory Address++



The Flash command **Write Page and Lock (WPL)** is equivalent to the Flash Write Command. However, the lock bit is automatically set at the end of the Flash write operation. As a lock region is composed of several pages, the programmer writes to the first pages of the lock region using Flash write commands and writes to the last page of the lock region using a Flash write and lock command.

The Flash command **Erase Page and Write (EWP)** is equivalent to the Flash Write Command. However, before programming the load buffer, the page is erased.

The Flash command Erase Page and Write the Lock (EWPL) combines EWP and WPL commands.

21.3.5.3 Flash Full Erase Command

This command is used to erase the Flash memory planes.

All lock regions must be unlocked before the Full Erase command by using the CLB command. Otherwise, the erase command is aborted and no page is erased.

Table 21-8. Full Erase Command

Step	Handshake Sequence	MODE[3:0]	DATA[15:0]
1	Write handshaking	CMDE	EA
2	Write handshaking	DATA	0

21.3.5.4 Flash Lock Commands

Lock bits can be set using WPL or EWPL commands. They can also be set by using the **Set Lock** command **(SLB)**. With this command, several lock bits can be activated. A Bit Mask is provided as argument to the command. When bit 0 of the bit mask is set, then the first lock bit is activated.

In the same way, the **Clear Lock** command **(CLB)** is used to clear lock bits.

Table 21-9. Set and Clear Lock Bit Command

Step	Handshake Sequence	MODE[3:0]	DATA[15:0]
1	Write handshaking	CMDE	SLB or CLB
2	Write handshaking	DATA	Bit Mask

Lock bits can be read using **Get Lock Bit** command **(GLB)**. The nth lock bit is active when the bit n of the bit mask is set..

Table 21-10. Get Lock Bit Command

Step	Handshake Sequence	MODE[3:0]	DATA[15:0]
1	Write handshaking	CMDE	GLB
			Lock Bit Mask Status
2	Read handshaking	DATA	0 = Lock bit is cleared
			1 = Lock bit is set

21.3.5.5 Flash General-purpose NVM Commands

General-purpose NVM bits (GP NVM bits) can be set using the **Set GPNVM** command **(SGPB)**. This command also activates GP NVM bits. A bit mask is provided as argument to the command. When bit 0 of the bit mask is set, then the first GP NVM bit is activated.



In the same way, the **Clear GPNVM** command **(CGPB)** is used to clear general-purpose NVM bits. The general-purpose NVM bit is deactivated when the corresponding bit in the pattern value is set to 1.

Table 21-11. Set/Clear GP NVM Command

Step	Handshake Sequence	MODE[3:0]	DATA[15:0]
1	Write handshaking	CMDE	SGPB or CGPB
2	Write handshaking	DATA	GP NVM bit pattern value

General-purpose NVM bits can be read using the **Get GPNVM Bit** command **(GGPB)**. The nth GP NVM bit is active when bit n of the bit mask is set..

Table 21-12. Get GP NVM Bit Command

Step	Handshake Sequence	MODE[3:0]	DATA[15:0]
1	Write handshaking	CMDE	GGPB
			GP NVM Bit Mask Status
2	Read handshaking	DATA	0 = GP NVM bit is cleared
			1 = GP NVM bit is set

21.3.5.6 Flash Security Bit Command

A security bit can be set using the **Set Security Bit** command (SSE). Once the security bit is active, the Fast Flash programming is disabled. No other command can be run. An event on the Erase pin can erase the security bit once the contents of the Flash have been erased.

Table 21-13. Set Security Bit Command

Step	Handshake Sequence	MODE[3:0]	DATA[15:0]
1	Write handshaking	CMDE	SSE
2	Write handshaking	DATA	0

Once the security bit is set, it is not possible to access FFPI. The only way to erase the security bit is to erase the Flash.

In order to erase the Flash, the user must perform the following:

- Power-off the chip
- Power-on the chip with TST = 0
- Assert Erase during a period of more than 220 ms
- Power-off the chip

Then it is possible to return to FFPI mode and check that Flash is erased.

21.3.5.7 Memory Write Command

This command is used to perform a write access to any memory location.



The **Memory Write** command **(WRAM)** is optimized for consecutive writes. Write handshaking can be chained; an internal address buffer is automatically increased.

Table 21-14. Write Command

Step	Handshake Sequence	MODE[3:0]	DATA[15:0]
1	Write handshaking	CMDE	WRAM
2	Write handshaking	ADDR0	Memory Address LSB
3	Write handshaking	ADDR1	Memory Address
4	Write handshaking	DATA	*Memory Address++
5	Write handshaking	DATA	*Memory Address++
n	Write handshaking	ADDR0	Memory Address LSB
n+1	Write handshaking	ADDR1	Memory Address
n+2	Write handshaking	DATA	*Memory Address++
n+3	Write handshaking	DATA	*Memory Address++
•••			

21.3.5.8 Get Version Command

The **Get Version** (GVE) command retrieves the version of the FFPI interface.

Table 21-15. Get Version Command

Step	Handshake Sequence	MODE[3:0]	DATA[15:0]
1	Write handshaking	CMDE	GVE
2	Read handshaking	DATA	Version

22. Cortex-M Cache Controller (CMCC)

22.1 Description

The Cortex-M Cache Controller (CMCC) is a four-way set associative unified cache controller. It integrates a controller, a tag directory, data memory, metadata memory and a configuration interface.


22.2 Embedded Characteristics

- Physically addressed and physically tagged
- L1 data cache set to 2 Kbytes
- L1 cache line size set to 16 Bytes
- L1 cache integrates 32-bit bus master interface
- Unified Direct mapped cache architecture
- Unified four-way set associative cache architecture
- Write through cache operations, read allocate
- Round Robin victim selection policy
- Event Monitoring, with one programmable 32-bit counter
- Configuration registers accessible through Cortex-M Private Peripheral Bus
- Cache Interface includes cache maintenance operations registers



22.3 Block Diagram

Figure 22-1. Block Diagram



22.4 Functional Description

22.4.1 Cache Operation

On reset, the cache controller data entries are all invalidated and the cache is disabled. The cache is transparent to processor operations. The cache controller is activated with its configuration registers. The configuration interface is memory mapped in the private peripheral bus.

Use the following sequence to enable the cache controller.

- 1. Verify that the cache controller is disabled, reading the value of the CSTS (cache status) field of the CMCC_SR register.
- Enable the cache controller, writing 1 to the CEN (cache enable) field of the CMCC CTRL register.

22.4.2 Cache Maintenance

If the contents seen by the cache has changed, the user needs to invalidate the cache entries. It can be done line by line or for all cache entries.

22.4.2.1 Cache Invalidate by Line Operation

When an invalidate by line command is issued the cache controller resets the valid bit information of the decoded cache line. As the line is no longer valid the replacement counter points to that line.

Use the following sequence to invalidate one line of cache.

- Disable the cache controller, writing 0 to the CEN field of the CMCC_CTRL register.
- 2. Check CSTS field of the CMCC_SR to verify that the cache is successfully disabled.



- 3. Perform an invalidate by line writing the bit set {index, way} in the CMCC_MAINT1 register.
- 4. Enable the cache controller, writing 1 to the CEN field of the CMCC_CTRL register.

22.4.2.2 Cache Invalidate All Operation

To invalidate all cache entries:

Write 1 to the INVALL field of the CMCC MAINTO register.

22.4.3 Cache Performance Monitoring

The Cortex-M cache controller includes a programmable 32-bit monitor counter. The monitor can be configured to count the number of clock cycles, the number of data hits or the number of instruction hits.

Use the following sequence to activate the counter

- 1. Configure the monitor counter, writing the MODE field of the CMCC_CFG register.
- 2. Enable the counter, writing one to the MENABLE field of the CMCC_MEN register.
- 3. If required, reset the counter, writing one to the SWRST field of the CMCC MCTRL register.
- 4. Check the value of the monitor counter, reading EVENT_CNT field of the CMCC_SR.



22.5 Cortex M Cache Controller (CMCC) User Interface

Table 22-1. Register Mapping

Offset	Register	Name	Access	Reset
0x00	Cache Type Register	CMCC_TYPE	Read-only	_
0x04	Cache Configuration Register	CMCC_CFG	Read-write	0x00000000
0x08	Cache Control Register	CMCC_CTRL	Write-only	0x00000000
0x0C	Cache Status Register	CMCC_SR	Read-only	0x0000001
0x10 - 0x1C	Reserved	_	_	_
0x20	Cache Maintenance Register 0	CMCC_MAINT0	Write-only	-
0x24	Cache Maintenance Register 1	CMCC_MAINT1	Write-only	_
0x28	Cache Monitor Configuration Register	CMCC_MCFG	Read-write	0x00000000
0x2C	Cache Monitor Enable Register	CMCC_MEN	Read-write	0x00000000
0x30	Cache Monitor Control Register	CMCC_MCTRL	Write-only	_
0x34	Cache Monitor Status Register	CMCC_MSR	Read-only	0x00000000
0x38 - 0xFC	Reserved	_	_	_

22.5.1 Cache Controller Type Register

Name: CMCC_TYPE
Address: 0x4007C000

Access: Read -only

31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	-	_	_	_	_	_	_
15	14	13	12	11	10	9	8
_			CLSIZE			CSIZE	
7	6	5	4	3	2	1	0
LCKDOWN	WAY	NUM	RRP	LRUP	RANDP	GCLK	AP

AP: Access Port Access Allowed

0: Access Port Access is disabled.

1: Access Port Access is enabled.

• GCLK: Dynamic Clock Gating Supported

0: Cache controller does not support clock gating.

1: Cache controller uses dynamic clock gating.

• RANDP: Random Selection Policy Supported

0: Random victim selection is not supported.

1: Random victim selection is supported.

• LRUP: Least Recently Used Policy Supported

0: Least Recently Used Policy is not supported.

1: Least Recently Used Policy is supported.

• RRP: Random Selection Policy Supported

0: Random Selection Policy is not supported.

1: Random Selection Policy is supported.

WAYNUM: Number of Way

Value	Name	Description
0	DMAPPED	Direct Mapped Cache
1	ARCH2WAY	2-WAY set associative
2	ARCH4WAY	4-WAY set associative
3	ARCH8WAY	8-WAY set associative



• LCKDOWN: Lock Down Supported

0: Lock Down is not supported.

1: Lock Down is supported.

• CSIZE: Cache Size

Value	Name	Description
0	CSIZE_1KB	Cache Size 1 Kbytes
1	CSIZE_2KB	Cache Size 2 Kbytes
2	CSIZE_4KB	Cache Size 4 Kbytes
3	CSIZE_8KB	Cache Size 8 Kbytes

• CLSIZE: Cache Size

Value	Name	Description
0	CLSIZE_1KB	4 Bytes
1	CLSIZE_2KB	8 Bytes
2	CLSIZE_4KB	16 Bytes
3	CLSIZE_8KB	32 Bytes

22.5.2 Cache Controller Configuration Register

Name: CMCC_CFG
Address: 0x4007C004
Access: Read -write

Access. Nead	-WIILC						
31	30	29	28	27	26	25	24
_	_	_	_	-	-	-	-
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
_	_	_	_	_	_	_	_
7	6	5	4	3	2	1	0
_	_	_	_	_	_	_	GCLKDIS

• GCLKDIS: Disable Clock Gating

0: Clock gating is activated.

1: Clock gating is disabled.

22.5.3 Cache Controller Control Register

Name: CMCC_CTRL Address: 0x4007C008

Access: Write- only

31 30 29 28 27 26 - - - - - -	25 	24
	17	-
	17	40
23 22 21 20 19 18		16
	_	-
15 14 13 12 11 10	9	8
	_	_
7 6 5 4 3 2	1	0
	_	CEN

• CEN: Cache Controller Enable

0: When set to 0, this field disables the cache controller.

1: When set to 1, this field enables the cache controller.

22.5.4 Cache Controller Status Register

Name: CMCC_SR Address: 0x4007C00C

Access: Read -only

	•						
31	30	29	28	27	26	25	24
_	_	-	-	_	-	_	-
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
_	_	_	_	_	_	_	_
7	6	5	4	3	2	1	0
_	_	_	_	_	_	_	CSTS

• CSTS: Cache Controller Status

0: When read as 0, this field indicates that the cache controller is disabled.

1: When read as 1, this field indicates that the cache controller is enabled.



22.5.5 Cache Controller Maintenance Register 0

Name: CMCC_MAINT0
Address: 0x4007C020
Access: Write- only

Access. Wille-	Offig						
31	30	29	28	27	26	25	24
_	_	_	-	-	-	-	_
23	22	21	20	19	18	17	16
_	-	_	_	_	_	_	_
15	14	13	12	11	10	9	8
_	_	_	_	_	_	_	_
7	6	5	4	3	2	1	0
_	_	_	-	_	-	-	INVALL

• INVALL: Cache Controller Invalidate All

0: No effect.

^{1:} When set to 1, this field invalidates all cache entries.

22.5.6 Cache Controller Maintenance Register 1

Name: CMCC_MAINT1 Address: 0x4007C024

Access: Write-	only
----------------	------

31	30	29	28	27	26	25	24
W	WAY		_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
_	_	-	_	_	_	_	INDEX
7	6	5	4	3	2	1	0
	INDEX			_	_	_	_

• INDEX: Invalidate Index

This field indicates the cache line that is being invalidated.

The size of the INDEX field depends on the cache size:

for 2 Kbytes: 5 bitsfor 4 Kbytes: 6 bits

- for 8 Kbytes: 7 bits, and so on

• WAY: Invalidate Way

Value	Name	Description
0	WAY0	Way 0 is selection for index invalidation
1	WAY1	Way 1 is selection for index invalidation
2	WAY2	Way 2 is selection for index invalidation
3	WAY3	Way 3 is selection for index invalidation



22.5.7 Cache Controller Monitor Configuration Register

Name: CMCC_MCFG
Address: 0x4007C028
Access: Write- only

Access: wille-	Offig						
31	30	29	28	27	26	25	24
_	_	_	_	-	-	_	-
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
_	_	_	_	_	_	_	_
7	6	5	4	3	2	1	0
-	_	_	_	_	_	MC	DE

• MODE: Cache Controller Monitor Counter Mode

Value	Name	Description
0	CYCLE_COUNT	Cycle counter
1	IHIT_COUNT	Instruction hit counter
2	DHIT_COUNT	Data hit counter

22.5.8 Cache Controller Monitor Enable Register

 Name:
 CMCC_MEN

 Address:
 0x4007C02C

 Access:
 Write- only

 Reset:
 0x00

 002000

Reset: 0x00	002000						
31	30	29	28	27	26	25	24
_	_	_	-	_	_	_	-
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
_	_	_	_	_	_	_	_
7	6	5	4	3	2	1	0
_	_	_	_	_	_	_	MENABLE
		<u> </u>	•	<u> </u>	•		<u> </u>

• MENABLE: Cache Controller Monitor Enable

0: When set to 0, the monitor counter is disabled.

1: When set to 1, the monitor counter is activated.



22.5.9 Cache Controller Monitor Control Register

Name: CMCC_MCTRL
Address: 0x4007C030
Access: Write- only
Reset: 0x00 002000

Reset: UXUU	002000						
31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
_	_	_	_	_	_	_	_
7	6	5	4	3	2	1	0
_	_	_	_	_	_	_	SWRST

• SWRST: Monitor

0: No effect.

^{1:} When set to 1, this field resets the event counter register.

22.5.10 Cache Controller Monitor Status Register

 Name:
 CMCC_MSR

 Address:
 0x4007C034

 Access:
 Read
 -only

 Reset:
 0x000
 002000

31	30	29	28	27	26	25	24		
EVENT_CNT									
23	22	21	20	19	18	17	16		
	EVENT_CNT								
15	14	13	12	11	10	9	8		
	EVENT_CNT								
7	6	5	4	3	2	1	0		
	EVENT_CNT								

[•] EVENT_CNT: Monitor Event Counter



23. Cyclic Redundancy Check Calculation Unit (CRCCU)

23.1 Description

The Cyclic Redundancy Check Calculation Unit (CRCCU) has its own DMA which functions as a Master with the Bus Matrix. Three different polynomials are available: CCITT802.3, CASTAGNOLI and CCITT16.

The CRCCU is designed to perform data integrity checks of off-/on-chip memories as a background task wthout CPU intervention.

23.2 Embedded Characteristics


- Data Integrity Check of Off-/On-Chip Memories
- Background Task Without CPU Intervention
- Performs Cyclic Redundancy Check (CRC) Operation on Programmable Memory Area
- Programmable Bus Burden

Note: The CRCCU is designed to verify data integrity of off-/on-chip memories, thus the CRC must be generated and verified by the CRCCU. The CRCCU performs the CRC from LSB to MSB. If the CRC has been performed with the same polynomial by another device, a bit-reverse must be done on each byte before using the CRCCU.



23.3 CRCCU Block Diagram

Figure 23-1. Block Diagram





23.4 Product Dependencies

23.4.1 Power Management

The CRCCU is clocked through the Power Management Controller (PMC), the programmer must first configure the CRCCU in the PMC to enable the CRCCU clock.

23.4.2 Interrupt Source

The CRCCU has an interrupt line connected to the Interrupt Controller. Handling the CRCCU interrupt requires programming the Interrupt Controller before configuring the CRCCU.



23.5 CRCCU Functional Description

23.5.1 CRC Calculation Unit


The CRCCU integrates a dedicated Cyclic Redundancy Check (CRC) engine. When configured and activated, this CRC engine performs a checksum computation on a memory area. CRC computation is performed from the LSB to MSB. Three different polynomials are available: CCITT802.3, CASTAGNOLI and CCITT16 (see field description "PTYPE: Primitive Polynomial" in Section 23.7.10 "CRCCU Mode Register" for details).

23.5.2 CRC Calculation Unit Operation

The CRCCU has a DMA controller that supports programmable CRC memory checks. When enabled, the DMA channel reads a programmable amount of data and computes CRC on the fly.

The CRCCU is controlled by two registers, TR_ADDR and TR_CTRL, which need to be mapped in the internal SRAM. The addresses of these two registers are pointed at by the CRCCU_DSCR.

Table 23-1. CRCCU Descriptor Memory Mapping



TR_ADDR defines the start address of memory area targeted for CRC calculation.

TR_CTRL defines the buffer transfer size, the transfer width (byte, halfword, word) and the transfer-completed interrupt enable.

To start the CRCCU, the user needs to set the CRC enable bit (ENABLE) in the CRCCU Mode Register (CRCCU_MR), then configure it and finally set the DMA enable bit (DMAEN) in the CRCCU DMA Enable Register (CRCCU_DMA_EN).

When the CRCCU is enabled, the CRCCU reads the predefined amount of data (defined in TR_CTRL) located from TR_ADDR start address and computes the checksum.

The CRCCU SR contains the temporary CRC value.

The BTSIZE field located in the TR_CTRL register (located in memory), is automatically decremented if its value is different from zero. Once the value of the BTSIZE field is equal to zero, the CRCCU is disabled by hardware. In this case, the relevant CRCCU DMA Status Register bit DMASR is automatically cleared.

If the COMPARE field of the CRCCU_MR is set to true, the TR_CRC (Transfer Reference Register) is compared with the last CRC computed. If a mismatch occurs, an error flag is set and an interrupt is raised (if unmasked).

The CRCCU accesses the memory by single access (TRWIDTH size) in order not to limit the bandwidth usage of the system, but the DIVIDER field of the CRCCU Mode Register can be used to lower it by dividing the frequency of the single accesses.

The CRCCU scrolls the defined memory area using ascending addresses.

In order to compute the CRC for a memory size larger than 256 Kbytes or for non-contiguous memory area, it is possible to re-enable the CRCCU on the new memory area and the CRC will be updated accordingly. Use the RESET field of the CRCCU_CR to reset the CRCCU Status Register to its default value (0xFFFF_FFFF).



23.6 Transfer Control Registers Memory Mapping

Table 23-2. Transfer Control Register Memory Mapping

Offset	Register	Name	Access
CRCCU_DSCR + 0x0	CRCCU Transfer Address Register	TR_ADDR	Read/Write
CRCCU_DSCR + 0x4	CRCCU Transfer Control Register	TR_CTRL	Read/Write
CRCCU_DSCR + 0xC - 0x10	Reserved	-	-
CRCCU_DSCR+0x10	CRCCU Transfer Reference Register	TR_CRC	Read/Write

Note: These registers are memory mapped.

23.6.1 Transfer Address Register

Name: TR_ADDR
Access: Read/Write
Reset: 0x00000000

31	30	29	28	27	26	25	24				
	ADDR										
23	22	21	20	19	18	17	16				
	ADDR										
15	14	13	12	11	10	9	8				
			AD	DR							
7	6	5	4	3	2	1	0				
	ADDR										

• ADDR: Transfer Address



23.6.2 Transfer Control Register

Name: TR_CTRL
Access: Read/Write
Reset: 0x00000000

31	30	29	28	27	26	25	24			
_	_	_	_	IEN	-	TRW	IDTH			
23	22	21	20	19	18	17	16			
_	_	_	-	_	-	-	_			
15	14	13	12	11	10	9	8			
	BTSIZE									
7	6	5	4	3	2	1	0			
	BTSIZE									

• BTSIZE: Buffer Transfer Size

• TRWIDTH: Transfer Width Register

Value	Name	Description
0	BYTE	The data size is 8-bit
1	HALFWORD	The data size is 16-bit
2	WORD	The data size is 32-bit

• IEN: Context Done Interrupt Enable (Active Low)

0: Bit DMAISR of CRCCU_DMA_ISR is set at the end of the current descriptor transfer.

1: Bit DMAISR of CRCCU_DMA_ISR remains cleared.

23.6.3 Transfer Reference Register

Name: TR_CRC
Access: Read/Write
Reset: 0x00000000

31	30	29	28	27	26	25	24				
	REFCRC										
23	22	21	20	19	18	17	16				
	REFCRC										
15	14	13	12	11	10	9	8				
	REFCRC										
7	6	5	4	3	2	1	0				
	REFCRC										

• REFCRC: Reference CRC

When Compare mode is enabled, the checksum is compared with this field.



23.7 Cyclic Redundancy Check Calculation Unit (CRCCU) User Interface

Table 23-3. Register Mapping

Offset	Register	Name	Access	Reset
0x000	CRCCU Descriptor Base Register	CRCCU_DSCR	Read/Write	0x00000000
0x004	Reserved	_	_	_
800x0	CRCCU DMA Enable Register	CRCCU_DMA_EN	Write-only	0x00000000
0x00C	CRCCU DMA Disable Register	CRCCU_DMA_DIS	Write-only	0x00000000
0x010	CRCCU DMA Status Register	CRCCU_DMA_SR	Read-only	0x00000000
0x014	CRCCU DMA Interrupt Enable Register	CRCCU_DMA_IER	Write-only	0x00000000
0x018	CRCCU DMA Interrupt Disable Register	CRCCU_DMA_IDR	Write-only	0x00000000
0x001C	CRCCU DMA Interrupt Mask Register	CRCCU_DMA_IMR	Read-only	0x00000000
0x020	CRCCU DMA Interrupt Status Register	CRCCU_DMA_ISR	Read-only	0x00000000
0x024-0x030	Reserved	_	_	_
0x034	CRCCU Control Register	CRCCU_CR	Write-only	0x00000000
0x038	CRCCU Mode Register	CRCCU_MR	Read/Write	0x00000000
0x03C	CRCCU Status Register	CRCCU_SR	Read-only	0xFFFFFFF
0x040	CRCCU Interrupt Enable Register	CRCCU_IER	Write-only	0x00000000
0x044	CRCCU Interrupt Disable Register	CRCCU_IDR	Write-only	0x00000000
0x048	CRCCU Interrupt Mask Register	CRCCU_IMR	Read-only	0x00000000
0x004C	CRCCU Interrupt Status Register	CRCCU_ISR	Read-only	0x00000000
0x050-0x0FC	Reserved	_	_	_

23.7.1 CRCCU Descriptor Base Address Register

Name: CRCCU_DSCR
Access: Read/Write
Reset: 0x00000000

31	30	29	28	27	26	25	24			
	DSCR									
23	22	21	20	19	18	17	16			
	DSCR									
15	14	13	12	11	10	9	8			
	DSCR									
7	6	5	4	3	2	1	0			
_	_	_	_	_	_	_	-			

• DSCR: Descriptor Base Address

DSCR needs to be aligned with 512-byte boundaries.



23.7.2 CRCCU DMA Enable Register

Name: CRCCU_DMA_EN

Access: Write-only
Reset: 0x00000000

31	30	29	28	27	26	25	24
_	_	-	_	_	_	-	-
23	22	21	20	19	18	17	16
_	_	-	_	_	_	-	-
15	14	13	12	11	10	9	8
_	_	_	_	_	_	_	_
7	6	5	4	3	2	1	0
_	_	_	_	_	_	_	DMAEN

• DMAEN: DMA Enable Register

0: No effect

1: Enable CRCCU DMA channel

23.7.3 CRCCU DMA Disable Register

Name: CRCCU_DMA_DIS

Access: Write-only

Reset: 0x00000000

31	30	29	28	27	26	25	24
_	-	_	_	-	-	-	_
23	22	21	20	19	18	17	16
_	-	-	1	_	_	_	_
15	14	13	12	11	10	9	8
_	ı	-	Ι	_	_	_	_
7	6	5	4	3	2	1	0
_	_	_	_	_	_	_	DMADIS

• DMADIS: DMA Disable Register

0: No effect

1: Disable CRCCU DMA channel



23.7.4 CRCCU DMA Status Register

Name: CRCCU_DMA_SR

Access: Read-only
Reset: 0x00000000

31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
_	-	-	-	_	_	-	_
7	6	5	4	3	2	1	0
_	_	_	_	_	_	_	DMASR

• DMASR: DMA Status Register

0: DMA channel disabled

1: DMA channel enabled

23.7.5 CRCCU DMA Interrupt Enable Register

Name: CRCCU_DMA_IER

Access: Write-only
Reset: 0x00000000

31	30	29	28	27	26	25	24
_	_	-	_	_	-	_	_
23	22	21	20	19	18	17	16
_	-	-	_	_	-	_	_
15	14	13	12	11	10	9	8
-	-	-	_	_	-	-	_
7	6	5	4	3	2	1	0
_	_	_	_	_	_	_	DMAIER

• DMAIER: Interrupt Enable register

0: No effect

1: Enable interrupt



23.7.6 CRCCU DMA Interrupt Disable Register

Name: CRCCU_DMA_IDR

Access: Write-only
Reset: 0x00000000

31	30	29	28	27	26	25	24
-	_	_	-	_	-	-	_
23	22	21	20	19	18	17	16
-	_	_	-	_	-	-	_
15	14	13	12	11	10	9	8
_	_	_	-	_	-	_	_
7	6	5	4	3	2	1	0
_	_	_	_	_	_	_	DMAIDR

• DMAIDR: Interrupt Disable register

0: No effect

1: Disable interrupt

23.7.7 CRCCU DMA Interrupt Mask Register

Name: CRCCU_DMA_IMR

Access: Read-only
Reset: 0x00000000

31	30	29	28	27	26	25	24
_	_	_	-	_	_	_	_
23	22	21	20	19	18	17	16
_	_	1	_	1	_	-	_
15	14	13	12	11	10	9	8
_	_	-	-	-	_	-	_
7	6	5	4	3	2	1	0
_	_	_	_	_	_	_	DMAIMR

• DMAIMR: Interrupt Mask Register

0: Buffer Transfer Completed interrupt disabled

1: Buffer Transfer Completed interrupt enabled



23.7.8 CRCCU DMA Interrupt Status Register

Name: CRCCU_DMA_ISR

Access: Read-only

Reset: 0x00000000

412

31	30	29	28	27	26	25	24
_	_	_	_	_	-	_	_
23	22	21	20	19	18	17	16
_	_	_	_	_	-	_	_
15	14	13	12	11	10	9	8
-	-	-	-	-	-	-	_
7	6	5	4	3	2	1	0
_	_	_	_	_	_	_	DMAISR

• DMAISR: Interrupt Status register

0: DMA buffer transfer has not yet started or transfer still in progress

1: DMA buffer transfer has terminated. This flag is reset after read.

Atmel

23.7.9 CRCCU Control Register

Name: CRCCU_CR
Access: Write-only
Reset: 0x00000000

31	30	29	28	27	26	25	24
_	-	-	_	_	_	_	_
23	22	21	20	19	18	17	16
_	-	-	_	_	_	_	_
15	14	13	12	11	10	9	8
-	-	-	-	_	-	-	_
7	6	5	4	3	2	1	0
_	_	_	_	_	_	_	RESET

• RESET: CRC Computation Reset

0: No effect

1: Resets the CRCCU_SR to 0xFFFF FFFF



23.7.10 CRCCU Mode Register

Name: CRCCU_MR
Access: Read Write
Reset: 0x00000000

31	30	29	28	27	26	25	24
_	_	_	_	-	_	_	_
23	22	21	20	19	18	17	16
-	_	-	_	-	_	_	_
15	14	13	12	11	10	9	8
_	_	_	_	-	_	_	_
7	6	5	4	3	2	1	0
	DIVIDER			PTY	/PE	COMPARE	ENABLE

• ENABLE: CRC Enable

• COMPARE: CRC Compare

If set to one, this bit indicates that the CRCCU DMA will compare the CRC computed on the data stream with the value stored in the TR_CRC reference register. If a mismatch occurs, the ERRISR bit in the CRCCU_ISR is set.

• PTYPE: Primitive Polynomial

Value	Name	Description
0	CCITT8023	Polynom 0x04C11DB7
1	CASTAGNOLI	Polynom 0x1EDC6F41
2	CCITT16	Polynom 0x1021

• DIVIDER: Request Divider

CRCCU DMA performs successive transfers. It is possible to reduce the bandwidth drained by the CRCCU DMA by programming the DIVIDER field. The transfer request frequency is divided by 2^(DIVIDER+1).

23.7.11 CRCCU Status Register

Name: CRCCU_SR
Access: Read-only
Reset: 0x00000000

31	30	29	28	27	26	25	24	
			CF	RC				
23	22	21	20	19	18	17	16	
	CRC							
15	14	13	12	11	10	9	8	
			CF	RC				
7	6	5	4	3	2	1	0	
			CF	RC				

• CRC: Cyclic Redundancy Check Value

This register can not be read if the COMPARE field of the CRC_MR is set to true.



23.7.12 CRCCU Interrupt Enable Register

Name: CRCCU_IER
Access: Write-only
Reset: 0x00000000

31	30	29	28	27	26	25	24
_	-	-	_	_	-	_	_
23	22	21	20	19	18	17	16
_	-	-	_	_	-	_	_
15	14	13	12	11	10	9	8
-	-	-	-	_	-	-	_
7	6	5	4	3	2	1	0
_	_	_	_	_	_	_	ERRIER

• ERRIER: CRC Error Interrupt Enable

0: No effect

1: Enable interrupt

23.7.13 CRCCU Interrupt Disable Register

Name: CRCCU_IDR
Access: Write-only
Reset: 0x00000000

31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
_	_	_	_	_	_	_	_
7	6	5	4	3	2	1	0
_	_	_	_	_	_	_	ERRIDR

• ERRIDR: CRC Error Interrupt Disable

0: No effect

1: Disable interrupt



23.7.14 CRCCU Interrupt Mask Register

Name: CRCCU_IMR
Access: Read-only
Reset: 0x00000000

31	30	29	28	27	26	25	24
_	-	-	_	-	-	_	_
23	22	21	20	19	18	17	16
_	-	-	_	-	-	_	_
15	14	13	12	11	10	9	8
_	-	-	-	-	-	-	_
7	6	5	4	3	2	1	0
_	_	_	_	_	_	_	ERRIMR

• ERRIMR: CRC Error Interrupt Mask

0: Interrupt disabled1: Interrupt enabled

23.7.15 CRCCU Interrupt Status Register

Name: CRCCU_ISR
Access: Read-only
Reset: 0x00000000

31	30	29	28	27	26	25	24
_	_	-	_	_	_	-	-
23	22	21	20	19	18	17	16
_	_	-	_	_	_	-	-
15	14	13	12	11	10	9	8
_	_	_	_	_	_	_	_
7	6	5	4	3	2	1	0
_	_	_	_	_	_	_	ERRISR

• ERRISR: CRC Error Interrupt Status

0: Interrupt disabled

1: Interrupt enabled



24. Boot Program

24.1 Description

The SAM-BA Boot Program integrates an array of programs permitting download and/or upload into the different memories of the product.

24.2 Hardware and Software Constraints

- SAM-BA Boot uses the first 2048 bytes of the SRAM for variables and stacks. The remaining available size
 can be used for user's code.
- USB Requirements:
 - External Crystal or External Clock⁽¹⁾ with frequency of:
 - 11,289 MHz
 - 12,000 MHz
 - 16,000 MHz
 - 18,432 MHz
- UART0 requirements: None

Note: 1. Must be 2500 ppm and 1.2V Square Wave Signal.


Table 24-1. Pins Driven during Boot Program Execution

Peripheral	Pin	PIO Line
UART0	URXD0	PA9
UART0	UTXD0	PA10

24.3 Flow Diagram

The Boot Program implements the algorithm in Figure 24-1.

Figure 24-1. Boot Program Algorithm Flow Diagram



The SAM-BA Boot program seeks to detect a source clock either from the embedded main oscillator with external crystal (main oscillator enabled) or from a supported frequency signal applied to the XIN pin (Main oscillator in bypass mode).

If a clock is found from the two possible sources above, the boot program checks to verify that the frequency is one of the supported external frequencies. If the frequency is one of the supported external frequencies, USB activation is allowed, else (no clock or frequency other than one of the supported external frequencies), the internal



12 MHz RC oscillator is used as main clock and USB clock is not allowed due to frequency drift of the 12 MHz RC oscillator.

24.4 Device Initialization

Initialization follows the steps described below:

- 1. Stack setup
- 2. Setup the Embedded Flash Controller
- 3. External Clock detection (crystal or external clock on XIN)
- 4. If external crystal or clock with supported frequency, allow USB activation
- 5. Else, does not allow USB activation and use internal 12 MHz RC oscillator
- 6. Main oscillator frequency detection if no external clock detected
- 7. Switch Master Clock on Main Oscillator
- 8. C variable initialization
- 9. PLLA setup: PLLA is initialized to generate a 48 MHz clock
- 10. Disable the Watchdog
- 11. Initialization of UART0 (115200 bauds, 8, N, 1)
- 12. Initialization of the USB Device Port (in case USB activation allowed)
- 13. Wait for one of the following events
 - 1. Check if USB device enumeration has occurred
 - 2. Check if characters have been received in UART0
- 14. Jump to SAM-BA Monitor (see Section 24.5 "SAM-BA Monitor")



24.5 SAM-BA Monitor

The SAM-BA boot principle:

Once the communication interface is identified, to run in an infinite loop waiting for different commands as shown in Table 24-2.

Table 24-2. Commands Available through the SAM-BA Boot

Command	Action	Argument(s)	Example
N	Set Normal Mode	No argument	N#
Т	Set Terminal Mode	No argument	T#
0	Write a Byte	Address, Value#	O 200001,CA#
o	Read a Byte	Address,#	o 200001,#
Н	Write a Half Word	Address, Value#	H 200002,CAFE#
h	Read a Half Word	Address,#	h 200002,#
w	Write a Word	Address, Value#	W 200000,CAFEDECA#
w	Read a Word	Address,#	w 200000,#
s	Send a File	Address,#	\$ 200000,#
R	Receive a File	Address, NbOfBytes#	R200000,1234#
G	Go	Address#	G 200200#
V	Display Version	No argument	V#

- Mode commands:
 - Normal mode configures SAM-BA Monitor to send/receive data in binary format,
 - Terminal mode configures SAM-BA Monitor to send/receive data in ascii format.
- Write commands: Write a byte (O), a halfword (H) or a word (W) to the target.
 - Address: Address in hexadecimal.
 - Value: Byte, halfword or word to write in hexadecimal.
 - Output: '>'.
- Read commands: Read a byte (o), a halfword (h) or a word (w) from the target.
 - Address: Address in hexadecimal
 - Output. The byte, halfword or word read in hexadecimal following by '>'
- Send a file (S): Send a file to a specified address
 - Address: Address in hexadecimal
 - Output: '>'.

Note: There is a time-out on this command which is reached when the prompt '>' appears before the end of the command execution.

- Receive a file (R): Receive data into a file from a specified address
 - Address: Address in hexadecimal
 - NbOfBytes: Number of bytes in hexadecimal to receive
 - Output: '>'
- Go (G): Jump to a specified address and execute the code
 - Address: Address to jump in hexadecimal



- Output. '>'
- Get Version (V): Return the SAM-BA boot version
 - Output: '>'

24.5.1 UART0 Serial Port

Communication is performed through the UART0 initialized to 115200 Baud, 8, n, 1.

The Send and Receive File commands use the Xmodem protocol to communicate. Any terminal performing this protocol can be used to send the application file to the target. The size of the binary file to send depends on the SRAM size embedded in the product. In all cases, the size of the binary file must be lower than the SRAM size because the Xmodem protocol requires some SRAM memory to work. See, Section 24.2 "Hardware and Software Constraints"

24.5.2 Xmodem Protocol

The Xmodem protocol supported is the 128-byte length block. This protocol uses a two-character CRC-16 to guarantee detection of a maximum bit error.


Xmodem protocol with CRC is accurate provided both sender and receiver report successful transmission. Each block of the transfer looks like:

<SOH><blk #><255-blk #><--128 data bytes--><checksum> in which:

- <SOH> = 01 hex
- <blk #> = binary number, starts at 01, increments by 1, and wraps 0FFH to 00H (not to 01)
- <255-blk #> = 1's complement of the blk#.
- <checksum> = 2 bytes CRC16

Figure 24-2 shows a transmission using this protocol.

Figure 24-2. Xmodem Transfer Example



24.5.3 USB Device Port

The device uses the USB communication device class (CDC) drivers to take advantage of the installed PC RS-232 software to talk over the USB. The CDC class is implemented in all releases of Windows[®], from Windows 98SE to



Windows XP. The CDC document, available at www.usb.org, describes a way to implement devices such as ISDN modems and virtual COM ports.

The Vendor ID (VID) is Atmel's vendor ID 0x03EB. The product ID (PID) is 0x6124. These references are used by the host operating system to mount the correct driver. On Windows systems, the INF files contain the correspondence between vendor ID and product ID.

For More details about VID/PID for End Product/Systems, please refer to the Vendor ID form available from the USB Implementers Forum:

http://www.usb.org/developers/vendor/VID_Only_Form_withCCAuth_102407b.pdf

"Unauthorized use of assigned or unassigned USB Vendor ID Numbers and associated Product ID Numbers is strictly prohibited."

Atmel provides an INF example to see the device as a new serial port and also provides another custom driver used by the SAM-BA application: atm6124.sys. Refer to the document "USB Basic Application", literature number 6123, for more details.

24.5.3.1 Enumeration Process

The USB protocol is a master/slave protocol. This is the host that starts the enumeration sending requests to the device through the control endpoint. The device handles standard requests as defined in the USB Specification.

Table 24-3. Handled Standard Requests

Request	Definition
GET_DESCRIPTOR	Returns the current device configuration value.
SET_ADDRESS	Sets the device address for all future device access.
SET_CONFIGURATION	Sets the device configuration.
GET_CONFIGURATION	Returns the current device configuration value.
GET_STATUS	Returns status for the specified recipient.
SET_FEATURE	Set or Enable a specific feature.
CLEAR_FEATURE	Clear or Disable a specific feature.

The device also handles some class requests defined in the CDC class.

Table 24-4. Handled Class Requests

Request	Definition
SET_LINE_CODING	Configures DTE rate, stop bits, parity and number of character bits.
GET_LINE_CODING	Requests current DTE rate, stop bits, parity and number of character bits.
SET_CONTROL_LINE_STATE	RS-232 signal used to tell the DCE device the DTE device is now present.

Unhandled requests are STALLed.

24.5.3.2 Communication Endpoints

There are two communication endpoints and endpoint 0 is used for the enumeration process. Endpoint 1 is a 64-byte Bulk OUT endpoint and endpoint 2 is a 64-byte Bulk IN endpoint. SAM-BA Boot commands are sent by the host through endpoint 1. If required, the message is split by the host into several data payloads by the host driver.

If the command requires a response, the host can send IN transactions to pick up the response.



24.5.4 In Application Programming (IAP) Feature

The IAP feature is a function located in ROM that can be called by any software application.

When called, this function sends the desired FLASH command to the EEFC and waits for the Flash to be ready (looping while the FRDY bit is not set in the MC_FSR register).

Since this function is executed from ROM, this allows Flash programming (such as sector write) to be done by code running in Flash.

The IAP function entry point is retrieved by reading the NMI vector in ROM (0x00800008).

This function takes two arguments in parameter: the EFC number and the command to be sent to the EEFC.

This function returns the value of the MC_FSR register.

IAP software code example:

```
(unsigned int) (*IAP_Function)(unsigned long);
void main (void){
                   unsigned long FlashSectorNum = 200; //
                   unsigned long flash_cmd = 0;
                   unsigned long flash_status = 0;
                   unsigned long EFCIndex = 0; // 0:EEFC0, 1: EEFC1
/* Initialize the function pointer (retrieve function address from NMI vector)
* /
                   IAP_Function = ((unsigned long) (*)(unsigned long))
0 \times 00800008;
/* Send your data to the sector here */
/* build the command to send to EEFC */
                   flash cmd = (0x5A \ll 24) | (FlashSectorNum \ll 8)
AT91C_MC_FCMD_EWP;
/* Call the IAP function with appropriate command */
                   flash_status = IAP_Function (EFCIndex, flash_cmd);
}
```



25. Bus Matrix (MATRIX)

25.1 Description

The Bus Matrix implements a multi-layer AHB that enables parallel access paths between multiple AHB masters and slaves in a system, thus increasing overall bandwidth. The Bus Matrix interconnects AHB masters to AHB slaves. The normal latency to connect a master to a slave is one cycle. The exception is the default master of the accessed slave which is connected directly (zero cycle latency).

The Bus Matrix user interface also provides a System I/O Configuration user interface with registers that support application-specific features.

25.2 Master/Slave Management

25.2.1 Matrix Masters

The Bus Matrix manages the masters listed in Table 25-1. Each master can perform an access to an available slave concurrently with other masters.

Each master has its own specifically-defined decoder. To simplify addressing, all the masters have the same decoding.

Table 25-1. List of Bus Matrix Masters

Master 0	Cortex-M4 Instruction/Data	
Master 1	Cortex-M4 System	
Master 2	Peripheral DMA Controller (PDC)	
Master 3	CRC Calculation Unit	

25.2.2 Matrix Slaves

The Bus Matrix manages the slaves listed in Table 25-2. Each slave has its own arbiter providing a different arbitration per slave.

Table 25-2. List of Bus Matrix Slaves

Slave 0	Internal SRAM		
Slave 1	Internal ROM		
Slave 2	Internal Flash		
Slave 3	External Bus Interface		
Slave 4	Peripheral Bridge		

25.2.3 Master to Slave Access

Table 25-3 gives valid paths for master to slave access on Matrix 0. The paths shown as "-" are forbidden or not wired, e.g. access from the Cortex-M4 S Bus to the internal ROM.

Table 25-3. Master to Slave Access

	Masters	0 1		2	3
Slaves		Cortex-M4 I/D Bus	Cortex-M4 S Bus	PDC	CRCCU
0	Internal SRAM	-	X	Х	X
1	Internal ROM	X	_	Х	X
2	Internal Flash	Х	-	-	X
3	External Bus Interface	-	X	Х	X
4	Peripheral Bridge	_	X	Х	_

25.3 Memory Mapping

The Bus Matrix provides one decoder for every AHB master interface. The decoder offers each AHB master several memory mappings. In fact, depending on the product, each memory area may be assigned to several slaves. Thus it is possible to boot at the same address while using different AHB slaves.

25.4 Special Bus Granting Techniques

The Bus Matrix provides some speculative bus granting techniques in order to anticipate access requests from some masters. This technique reduces latency at the first access of a burst or single transfer. Bus granting sets a default master for every slave.

At the end of the current access, if no other request is pending, the slave remains connected to its associated default master. A slave can be associated with one of the three implementations of default masters:

- No default master
- Last access master
- Fixed default master

25.4.1 No Default Master

At the end of the current access, if no other request is pending, the slave is disconnected from all masters. No default master suits low-power mode.

25.4.2 Last Access Master

At the end of the current access, if no other request is pending, the slave remains connected to the last master that performed an access request.

25.4.3 Fixed Default Master

At the end of the current access, if no other request is pending, the slave connects to its fixed default master. Unlike the last access master, the fixed master does not change unless the user modifies it by software (field FIXED_DEFMSTR of the related MATRIX_SCFG).

To change from one kind of default master to another, the Bus Matrix user interface provides the Slave Configuration registers (MATRIX_SCFGx), one for each slave, used to set a default master for each slave. MATRIX_SCFGx contains the fields DEFMSTR_TYPE and FIXED_DEFMSTR. The 2-bit DEFMSTR_TYPE field



selects the default master type (no default, last access master, fixed default master) whereas the 4-bit FIXED_DEFMSTR field selects a fixed default master, provided that DEFMSTR_TYPE is set to fixed default master. Refer to Table 25-4, "Register Mapping".

25.5 Arbitration

The Bus Matrix provides an arbitration technique that reduces latency when conflicting cases occur; for example, when two or more masters try to access the same slave at the same time. One arbiter per AHB slave is provided to arbitrate each slave differently.

The Bus Matrix provides the user with two arbitration types for each slave:

- 1. Round-robin arbitration (default)
- 2. Fixed priority arbitration

The field ARBT of MATRIX_SCFG is used to select the type of arbitration.

Each algorithm may be complemented by selecting a default master configuration for each slave.

In case of re-arbitration, specific conditions apply. See Section 25.5.1 "Arbitration Rules".

25.5.1 Arbitration Rules

Each arbiter has the ability to arbitrate between requests of two or more masters. To avoid burst breaking and to provide the maximum throughput for slave interfaces, arbitration should take place during the following cycles:

- 1. Idle cycles: When a slave is not connected to any master or is connected to a master which is not currently accessing it.
- 2. Single cycles: When a slave is performing a single access.
- 3. End of burst cycles: When the current cycle is the last cycle of a burst transfer. For a defined burst length, predicted end of burst matches the size of the transfer but is managed differently for undefined burst length. See Section 25.5.1.1 "Undefined Length Burst Arbitration" on page 428".
- 4. Slot cycle limit: When the slot cycle counter has reached the limit indicating that the current master access is too long and must be broken. See Section 25.5.1.2 "Slot Cycle Limit Arbitration" on page 428.

25.5.1.1 Undefined Length Burst Arbitration

In order to prevent slave handling during undefined length bursts (INCR), the Bus Matrix provides specific logic to re-arbitrate before the end of the INCR transfer.

A predicted end of burst is used for defined length burst transfer, which is selected between the following:

- 1. Infinite: No predicted end of burst is generated and therefore INCR burst transfer will never be broken.
- 2. Four-beat bursts: Predicted end of burst is generated at the end of each four beat boundary inside INCR transfer.
- 3. Eight-beat bursts: Predicted end of burst is generated at the end of each eight beat boundary inside INCR transfer.
- 4. Sixteen-beat bursts: Predicted end of burst is generated at the end of each sixteen beat boundary inside INCR transfer.

This selection can be done through the field ULBT of the Master Configuration Registers (MATRIX_MCFG).

25.5.1.2 Slot Cycle Limit Arbitration

The Bus Matrix contains specific logic to break accesses that are too long, such as very long bursts on a very slow slave (e.g. an external low-speed memory). At the beginning of the burst access, a counter is loaded with the value previously written in the SLOT_CYCLE field of the related MATRIX_SCFG and decreased at each clock cycle. When the counter reaches zero, the arbiter has the ability to re-arbitrate at the end of the current byte, half-word or word transfer.



25.5.2 Round-Robin Arbitration

Bus Matrix arbiters use the round-robin algorithm to dispatch the requests from different masters to the same slave. If two or more masters make a request at the same time, the master with the lowest number is serviced first. The others are then serviced in a round-robin manner.

Three round-robin algorithms are implemented:

- Round-Robin arbitration without default master
- Round-Robin arbitration with last access master
- Round-Robin arbitration with fixed default master

25.5.2.1 Round-Robin arbitration without default master

Round-robin arbitration without default master is the main algorithm used by Bus Matrix arbiters. It allows the Bus Matrix to dispatch requests from different masters to the same slave in a pure round-robin manner. At the end of the current access, if no other request is pending, the slave is disconnected from all masters. This configuration incurs one latency cycle for the first access of a burst. Arbitration without default master can be used for masters that perform significant bursts.

25.5.2.2 Round-Robin arbitration with last access master

Round-robin arbitration with last access master is a biased round-robin algorithm used by Bus Matrix arbiters. It allows the Bus Matrix to remove the one latency cycle for the last master that accessed the slave. At the end of the current transfer, if no other master request is pending, the slave remains connected to the last master that performs the access. Other non-privileged masters incur one latency cycle if they want to access the same slave. This technique can be used for masters that mainly perform single accesses.

25.5.2.3 Round-Robin arbitration with fixed default master

Round-robin arbitration with fixed default master is an algorithm used by the Bus Matrix arbiters to remove the one latency cycle for the fixed default master per slave. At the end of the current access, the slave remains connected to its fixed default master. Every request attempted by the fixed default master does not incur latency, whereas other non-privileged masters still incur one latency cycle. This technique can be used for masters that mainly perform single accesses.

25.5.3 Fixed Priority Arbitration

The fixed priority arbitration algorithm is used by the Bus Matrix arbiters to dispatch the requests from different masters to the same slave by using the fixed priority defined by the user. If requests from two or more masters are active at the same time, the master with the highest priority is serviced first. If requests from two or more masters with the same priority are active at the same time, the master with the highest number is serviced first.

For each slave, the priority of each master may be defined through the Priority registers for slaves (MATRIX PRAS and MATRIX PRBS).

25.6 System I/O Configuration

The System I/O Configuration register (CCFG_SYSIO) configures I/O lines in system I/O mode (such as JTAG, ERASE, USB, etc.) or as general-purpose I/O lines. Enabling or disabling the corresponding I/O lines in peripheral mode or in PIO mode (PIO_PER or PIO_PDR registers) in the PIO controller has no effect. However, the direction (input or output), pull-up, pull-down and other mode control is still managed by the PIO controller.



25.7 Register Write Protection

To prevent any single software error from corrupting MATRIX behavior, certain registers in the address space can be write-protected by setting the WPEN bit in the "Write Protection Mode Register" (MATRIX_WPMR).

If a write access to a write-protected register is detected, the WPVS flag in the "Write Protection Status Register" (MATRIX_WPSR) is set and the field WPVSRC indicates the register in which the write access has been attempted.

The WPVS bit is automatically cleared after reading MATRIX_WPSR.

The following registers can be write-protected:

- "Bus Matrix Master Configuration Registers"
- "Bus Matrix Slave Configuration Registers"
- "Bus Matrix Priority Registers For Slaves"
- "System I/O Configuration Register"



25.8 Bus Matrix (MATRIX) (MATRIX) User Interface

Table 25-4. Register Mapping

Offset	Register	Name	Access	Reset
0x0000	Master Configuration Register 0	MATRIX_MCFG0	Read/Write	0x00000000
0x0004	Master Configuration Register 1	MATRIX_MCFG1	Read/Write	0x00000000
0x0008	Master Configuration Register 2	MATRIX_MCFG2	Read/Write	0x00000000
0x000C	Master Configuration Register 3	MATRIX_MCFG3	Read/Write	0x0000000
0x0010 - 0x003C	Reserved	_	_	_
0x0040	Slave Configuration Register 0	MATRIX_SCFG0	Read/Write	0x00010010
0x0044	Slave Configuration Register 1	MATRIX_SCFG1	Read/Write	0x00050010
0x0048	Slave Configuration Register 2	MATRIX_SCFG2	Read/Write	0x0000010
0x004C	Slave Configuration Register 3	MATRIX_SCFG3	Read/Write 0	x00000010
0x0050	Slave Configuration Register 4	MATRIX_SCFG4	Read/Write	0x0000010
0x0054 - 0x007C	Reserved	_	_	_
0x0080	Priority Register A for Slave 0	MATRIX_PRAS0	Read/Write	0x00000000
0x0084	Reserved	_	_	-
0x0088	Priority Register A for Slave 1	MATRIX_PRAS1	Read/Write	0x0000000
0x008C	Reserved	_	_	-
0x0090	Priority Register A for Slave 2	MATRIX_PRAS2	Read/Write	0x0000000
0x0094	Reserved	_	_	_
0x0098	Priority Register A for Slave 3	MATRIX_PRAS3	Read/Write	0x00000000
0x009C	Reserved	_	_	_
0x00A0	Priority Register A for Slave 4	MATRIX_PRAS4	Read/Write	0x00000000
0x00A4 - 0x0110	Reserved	_	_	-
0x0114	System I/O Configuration register	CCFG_SYSIO	Read/Write	0x0000000
0x0118	Reserved	_	_	_
0x011C	SMC Chip Select NAND Flash Assignment Register	CCFG_SMCNFCS	Read/Write	0x00000000
0x0120 - 0x010C	Reserved	_	_	_
0x1E4	Write Protection Mode Register	MATRIX_WPMR	Read/Write	0x0
0x1E8	Write Protection Status Register	MATRIX_WPSR	Read-only	0x0
0x0110 - 0x01FC	Reserved	_	_	_



25.8.1 Bus Matrix Master Configuration Registers

Name: MATRIX_MCFG0..MATRIX_MCFG3

Address: 0x400E0200
Access: Read/Write

31	30	29	28	27	26	25	24
_	-	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	-	-	-	-	-	-
15	14	13	12	11	10	9	8
_	_	-	-	-	-	-	_
7	6	5	4	3	2	1	0
_	_	_	_	_		ULBT	

• ULBT: Undefined Length Burst Type

Value	Name	Description
0	INFINITE	No predicted end of burst is generated and therefore INCR bursts coming from this master cannot be broken.
1	SINGLE	The undefined length burst is treated as a succession of single access allowing rearbitration at each beat of the INCR burst.
2	FOUR_BEAT	The undefined length burst is split into a 4-beat bursts allowing rearbitration at each 4-beat burst end.
3	EIGHT_BEAT	The undefined length burst is split into 8-beat bursts allowing rearbitration at each 8-beat burst end.
4	SIXTEEN_BEAT	The undefined length burst is split into 16-beat bursts allowing rearbitration at each 16-beat burst end.

25.8.2 Bus Matrix Slave Configuration Registers

Name: MATRIX_SCFG0..MATRIX_SCFG4

Address: 0x400E0240
Access: Read/Write

31	30	29	28	27	26	25	24
_	_	_	_	_	_	AR	ВТ
23	22	21	20	19	18	17	16
_	_	_		FIXED_DEFMSTR		DEFMST	R_TYPE
15	14	13	12	11	10	9	8
-	-	-	-	-	-	-	-
7	6	5	4	3	2	1	0
			SLOT_	CYCLE			

• SLOT_CYCLE: Maximum Number of Allowed Cycles for a Burst

When the SLOT_CYCLE limit is reach for a burst, it may be broken by another master trying to access this slave.

This limit has been placed to avoid locking very slow slaves when very long bursts are used.

This limit should not be very small. An unreasonably small value will break every burst and the Bus Matrix will spend its time to arbitrate without performing any data transfer. 16 cycles is a reasonable value for SLOT CYCLE.

• DEFMSTR_TYPE: Default Master Type

Value	Name	Description
0	NO DEFAULT	At the end of current slave access, if no other master request is pending, the slave is disconnected from all masters.
0	0 NO_DEFAULT	This results in having a one cycle latency for the first access of a burst transfer or for a single access.
4	LACT	At the end of current slave access, if no other master request is pending, the slave stays connected to the last master having accessed it.
'	LAST	This results in not having the one cyde latency when the last master tries to access the slave again.
2	FIXED	At the end of the current slave access, if no other master request is pending, the slave connects to the fixed master the number that has been written in the FIXED_DEFMSTR field.
		This results in not having the one cycle latency when the fixed master tries to access the slave again.

• FIXED_DEFMSTR: Fixed Default Master

This is the number of the default master for this slave. Only used if DEFMSTR_TYPE is 2. Specifying the number of a master which is not connected to the selected slave is equivalent to setting DEFMSTR_TYPE to 0.

ARBT: Arbitration Type

Value	Name	Description
0	ROUND_ROBIN	Round-robin arbitration
1	FIXED_PRIORITY	Fixed priority arbitration



25.8.3 Bus Matrix Priority Registers For Slaves

Name: MATRIX_PRAS0..MATRIX_PRAS4

Address: 0x400E0280 [0], 0x400E0288 [1], 0x400E0290 [2], 0x400E0298 [3], 0x400E02A0 [4]

Access: Read/Write

31	30	29	28	27	26	25	24
_	_	_	-	_	_	-	_
23	22	21	20	19	18	17	16
_	_	-	-	_	_	M4	PR
15	14	13	12	11	10	9	8
_	-	M3	PR	-	-	M2	PR
7	6	5	4	3	2	1	0
_	_	M1	PR	_	_	MC	PR

• MxPR: Master x Priority

Fixed priority of master x for accessing the selected slave. The higher the number, the higher the priority.

25.8.4 System I/O Configuration Register

Name: CCFG_SYSIO Address: 0x400E0314 Access Read/Write Reset: 0x0000_0000

31	30	29	28	27	26	25	24
_	-	-	-	-	-	-	-
23	22	21	20	19	18	17	16
_	-	-	_	_	_	-	-
15	14	13	12	11	10	9	8
-	_	_	SYSIO12	SYSIO11	SYSIO10	_	_
7	6	5	4	3	2	1	0
SYSI07	SYSIO6	SYSIO5	SYSIO4	-	_	-	_

• SYSIO4: PB4 or TDI Assignment

0: TDI function selected.

1: PB4 function selected.

SYSIO5: PB5 or TDO/TRACESWO Assignment

0: TDO/TRACESWO function selected.

1: PB5 function selected.

SYSIO6: PB6 or TMS/SWDIO Assignment

0: TMS/SWDIO function selected.

1: PB6 function selected.

• SYSIO7: PB7 or TCK/SWCLK Assignment

0: TCK/SWCLK function selected.

1: PB7 function selected.

• SYSIO10: PB10 or DDM Assignment

0: DDM function selected.

1: PB10 function selected.

• SYSIO11: PB11 or DDP Assignment

0: DDP function selected.

1: PB11 function selected.

• SYSIO12: PB12 or ERASE Assignment

0: ERASE function selected.

1: PB12 function selected.

25.8.5 SMC NAND Flash Chip Select Configuration Register

Name: CCFG_SMCNFCS

Address: 0x400E031C



Type: Read/Write Reset: 0x0000_0000

31	30	29	28	27	26	25	24
_	_	-	-	_	_	_	-
23	22	21	20	19	18	17	16
_	_	_	_	_	_	-	_
15	14	13	12	11	10	9	8
-	ı	ı	ı	-	ı	ı	-
							_
7	6	5	4	3	2	1	0
_	_	_	_	SMC_NFCS3	SMC_NFCS2	SMC_NFCS1	SMC_NFCS0

• SMC_NFCS0: SMC NAND Flash Chip Select 0 Assignment

0: NCS0 is not assigned to a NAND Flash (NANDOE and NANWE not used for NCS0)

1: NCS0 is assigned to a NAND Flash (NANDOE and NANWE used for NCS0)

• SMC_NFCS1: SMC NAND Flash Chip Select 1 Assignment

0: NCS1 is not assigned to a NAND Flash (NANDOE and NANWE not used for NCS1)

1: NCS1 is assigned to a NAND Flash (NANDOE and NANWE used for NCS1)

• SMC_NFCS2: SMC NAND Flash Chip Select 2 Assignment

0: NCS2 is not assigned to a NAND Flash (NANDOE and NANWE not used for NCS2)

1: NCS2 is assigned to a NAND Flash (NANDOE and NANWE used for NCS2)

SMC_NFCS3: SMC NAND Flash Chip Select 3 Assignment

0: NCS3 is not assigned to a NAND Flash (NANDOE and NANWE not used for NCS3)

1: NCS3 is assigned to a NAND Flash (NANDOE and NANWE used for NCS3)

25.8.6 Write Protection Mode Register

Name: MATRIX_WPMR
Address: 0x400E03E4
Access: Read/Write
Reset: See Table 25-4

31	30	29	28	27	26	25	24
			WP	KEY			
23	22	21	20	19	18	17	16
			WP	KEY			
15	14	13	12	11	10	9	8
			WP	KEY			
7	6	5	4	3	2	1	0
_	_	-	-	_	_	-	WPEN

• WPEN: Write Protection Enable

0: Disables the write protection if WPKEY corresponds to 0x4D4154 ("MAT" in ASCII).

See Section 25.7 "Register Write Protection" for the list of registers that can be write-protected.

• WPKEY: Write Protect Key

Value	Name	Description
0x4D4154	PASSWD	Writing any other value in this field aborts the write operation of the WPEN bit. Always reads as 0.



^{1:} Enables the write protection if WPKEY corresponds to 0x4D4154 ("MAT" in ASCII).

25.8.7 Write Protection Status Register

Name: MATRIX_WPSR
Address: 0x400E03E8
Access: Read-only

Reset: See Table 25-4

31	30	29	28	27	26	25	24
_	_	_	-	_	-	-	-
23	22	21	20	19	18	17	16
			WPV	'SRC			
15	14	13	12	11	10	9	8
			WPV	'SRC			
7	6	5	4	3	2	1	0
_	_	_	_	_	_	-	WPVS

• WPVS: Write Protection Violation Status

0: No write protection violation has occurred since the last read of the MATRIX_WPSR.

• WPVSRC: Write Protection Violation Source

When WPVS = 1, WPVSRC indicates the register address offset at which a write access has been attempted.

^{1:} A write protection violation has occurred since the last read of the MATRIX_WPSR. If this violation is an unauthorized attempt to write a protected register, the associated violation is reported into field WPVSRC.

26. Static Memory Controller (SMC)

26.1 Description

The External Bus Interface is designed to ensure the successful data transfer between several external devices and the Cortex-M4 based device. The External Bus Interface of the SAM4S consists of a Static Memory Controller (SMC).

This SMC is capable of handling several types of external memory and peripheral devices, such as SRAM, PSRAM, PROM, EPROM, EEPROM, LCD Module, NOR Flash and NAND Flash.

The Static Memory Controller (SMC) generates the signals that control the access to the external memory devices or peripheral devices. It has 4 Chip Selects, a 24-bit address bus, and an 8-bit data bus. Separate read and write control signals allow for direct memory and peripheral interfacing. Read and write signal waveforms are fully adjustable.

The SMC can manage wait requests from external devices to extend the current access. The SMC is provided with an automatic slow clock mode. In slow clock mode, it switches from user-programmed waveforms to slow-rate specific waveforms on read and write signals. The SMC supports asynchronous burst read in page mode access for page size up to 32 bytes.

The External Data Bus can be scrambled/unscrambled by means of user keys.

26.2 Embedded Characteristics

- 4 Chip Selects Available
- 16-Mbyte Address Space per Chip Select
- 8-bit Data Bus
- Zero Wait State Scrambling/Unscrambling function with User Key
- Word, Halfword, Byte Transfers
- Programmable Setup, Pulse And Hold Time for Read Signals per Chip Select
- Programmable Setup, Pulse And Hold Time for Write Signals per Chip Select
- Programmable Data Float Time per Chip Select
- External Data Bus Scrambling/Unscrambling Function
- External Wait Request
- Automatic Switch to Slow Clock Mode
- Asynchronous Read in Page Mode Supported: Page Size Ranges from 4 to 32 Bytes
- Write Protected Registers



26.3 I/O Lines Description

Table 26-1. I/O Line Description

Name	Description	Туре	Active Level
NCS[3:0]	Static Memory Controller Chip Select Lines	Output	Low
NRD	Read Signal	Output	Low
NWE	Write Enable Signal	Output	Low
A[23:0]	Address Bus	Output	
D[7:0] Dat	a Bus	I/O	
NWAIT	External Wait Signal	Input	Low
NANDCS	NAND Flash Chip Select Line	Output	Low
NANDOE	NAND Flash Output Enable	Output	Low
NANDWE	NAND Flash Write Enable	Output	Low

26.4 Product Dependencies

26.4.1 I/O Lines

The pins used for interfacing the Static Memory Controller are multiplexed with the PIO lines. The programmer must first program the PIO controller to assign the Static Memory Controller pins to their peripheral function. If I/O Lines of the SMC are not used by the application, they can be used for other purposes by the PIO Controller.

26.4.2 Power Management

The SMC is clocked through the Power Management Controller (PMC), thus the programmer must first configure the PMC to enable the SMC clock.


26.5 External Memory Mapping

The SMC provides up to 24 address lines, A[23:0]. This allows each chip select line to address up to 16 Mbytes of memory.

If the physical memory device connected on one chip select is smaller than 16 Mbytes, it wraps around and appears to be repeated within this space. The SMC correctly handles any valid access to the memory device within the page (see Figure 26-1).



Figure 26-1. Memory Connections for Four External Devices




26.6 Connection to External Devices

26.6.1 Data Bus Width

The data bus width is 8 bits.

Figure 26-2 shows how to connect a 512K x 8-bit memory on NCS0.

Figure 26-2. Memory Connection for an 8-bit Data Bus



26.6.1.1 NAND Flash Support

The SMC integrates circuitry that interfaces to NAND Flash devices.


The NAND Flash logic is driven by the Static Memory Controller. It depends on the programming of the SMC_NFCSx field in the CCFG_SMCNFCS Register on the Bus Matrix User Interface. For details on this register, refer to the Bus Matrix User Interface section. Access to an external NAND Flash device via the address space reserved to the chip select programmed.

The user can connect up to 4 NAND Flash devices with separated chip select.

The NAND Flash logic drives the read and write command signals of the SMC on the NANDOE and NANDWE signals when the NCSx programmed is active. NANDOE and NANDWE are disabled as soon as the transfer address fails to lie in the NCSx programmed address space.



Figure 26-3. NAND Flash Signal Multiplexing on SMC Pins



^{*} in CCFG_SMCNFCS Matrix register

Note: When NAND Flash logic is activated, (SMCNFCSx=1), NWE pin cannot be used i PIO Mode but only in peripheral mode (NWE function). If NWE function is not used for other external memories (SRAM, LCD), it must be configured in one of the following modes.

- PIO Input with pull-up enabled (default state after reset)
- PIO Output set at level 1

The address latch enable and command latch enable signals on the NAND Flash device are driven by address bits A22 and A21of the address bus. Any bit of the address bus can also be used for this purpose. The command, address or data words on the data bus of the NAND Flash device use their own addresses within the NCSx address space (configured by CCFG_SMCNFCS Register on the Bus Matrix User Interface). The chip enable (CE) signal of the device and the ready/busy (R/B) signals are connected to PIO lines. The CE signal then remains asserted even when NCS3 is not selected, preventing the device from returning to standby mode. The NANDCS output signal should be used in accordance with the external NAND Flash device type.

Two types of CE behavior exist depending on the NAND flash device:

- Standard NAND Flash devices require that the CE pin remains asserted Low continuously during the read busy period to prevent the device from returning to standby mode. Since the Static Memory Controller (SMC) asserts the NCSx signal High, it is necessary to connect the CE pin of the NAND Flash device to a GPIO line, in order to hold it low during the busy period preceding data read out.
- This restriction has been removed for "CE don't care" NAND Flash devices. The NCSx signal can be directly connected to the CE pin of the NAND Flash device.

Figure 26-4 illustrates both topologies: Standard and "CE don't care" NAND Flash.




Figure 26-4. Standard and "CE don't care" NAND Flash Application Examples

26.7 Application Example

26.7.1 Implementation Examples


Hardware configurations are given for illustration only. The user should refer to the manufacturer web site to check for memory device availability.

For hardware implementation examples, refer to SAM4S-EK schematics, which show examples of a connection to an LCD module and NAND Flash.



26.7.1.1 8-bit NAND Flash

Hardware Configuration



Software Configuration

Perform the following configuration:


- Assign the SMC_NFCSx (for example SMC_NFCS3) field in the CCFG_SMCNFCS Register on the Bus Matrix User Interface.
- Reserve A21 / A22 for ALE / CLE functions. Address and Command Latches are controlled respectively by setting to 1 the address bits A21 and A22 during accesses.
- NANDOE and NANDWE signals are multiplexed with PIO lines. Thus, the dedicated PIOs must be programmed in peripheral mode in the PIO controller.
- Configure a PIO line as an input to manage the Ready/Busy signal.
- Configure Static Memory Controller CS3 Setup, Pulse, Cycle and Mode according to NAND Flash timings, the data bus width and the system bus frequency.

In this example, the NAND Flash is not addressed as a "CE don't care". To address it as a "CE don't care", connect NCS3 (if SMC_NFCS3 is set) to the NAND Flash CE.



26.7.1.2 NOR Flash

Hardware Configuration



Software Configuration

Configure the Static Memory Controller CS0 Setup, Pulse, Cycle and Mode depending on Flash timings and system bus frequency.

26.8 Standard Read and Write Protocols

In the following sections, NCS represents one of the NCS[0..3] chip select lines.


26.8.1 Read Waveforms

The read cycle is shown on Figure 26-5.

The read cycle starts with the address setting on the memory address bus.



Figure 26-5. Standard Read Cycle



26.8.1.1 NRD Waveform

The NRD signal is characterized by a setup timing, a pulse width and a hold timing.

- 1. NRD SETUP: the NRD setup time is defined as the setup of address before the NRD falling edge;
- 2. NRD PULSE: the NRD pulse length is the time between NRD falling edge and NRD rising edge;
- 3. NRD HOLD: the NRD hold time is defined as the hold time of address after the NRD rising edge.

26.8.1.2 NCS Waveform

Similarly, the NCS signal can be divided into a setup time, pulse length and hold time:

- 1. NCS RD SETUP: the NCS setup time is defined as the setup time of address before the NCS falling edge.
- 2. NCS RD PULSE: the NCS pulse length is the time between NCS falling edge and NCS rising edge;
- 3. NCS_RD_HOLD: the NCS hold time is defined as the hold time of address after the NCS rising edge.

26.8.1.3 Read Cycle

The NRD_CYCLE time is defined as the total duration of the read cycle, i.e., from the time where address is set on the address bus to the point where address may change. The total read cycle time is equal to:

NRD_CYCLE = NRD_SETUP + NRD_PULSE + NRD_HOLD

= NCS_RD_SETUP + NCS_RD_PULSE + NCS_RD_HOLD

All NRD and NCS timings are defined separately for each chip select as an integer number of Master Clock cycles. To ensure that the NRD and NCS timings are coherent, user must define the total read cycle instead of the hold timing. NRD CYCLE implicitly defines the NRD hold time and NCS hold time as:

NRD_HOLD = NRD_CYCLE - NRD SETUP - NRD PULSE

NCS_RD_HOLD = NRD_CYCLE - NCS_RD_SETUP - NCS_RD_PULSE



26.8.1.4 Null Delay Setup and Hold

If null setup and hold parameters are programmed for NRD and/or NCS, NRD and NCS remain active continuously in case of consecutive read cycles in the same memory (see Figure 26-6).

MCK

A[23:0]

NRD

NCS

D[7:0]

NRD_PULSE

NRD_PULSE

NRD_PULSE

NCS_RD_PULSE

NRD_CYCLE

NRD_CYCLE

NRD_CYCLE

NRD_CYCLE

Figure 26-6. No Setup, No Hold on NRD and NCS Read Signals

26.8.1.5 Null Pulse

Programming null pulse is not permitted. Pulse must be at least set to 1. A null value leads to unpredictable behavior.

26.8.2 Read Mode


As NCS and NRD waveforms are defined independently of one other, the SMC needs to know when the read data is available on the data bus. The SMC does not compare NCS and NRD timings to know which signal rises first. The READ_MODE parameter in the SMC_MODE register of the corresponding chip select indicates which signal of NRD and NCS controls the read operation.

26.8.2.1 Read is Controlled by NRD (READ_MODE = 1):

Figure 26-7 shows the waveforms of a read operation of a typical asynchronous RAM. The read data is available t_{PACC} after the falling edge of NRD, and turns to 'Z' after the rising edge of NRD. In this case, the READ_MODE must be set to 1 (read is controlled by NRD), to indicate that data is available with the rising edge of NRD. The SMC samples the read data internally on the rising edge of Master Clock that generates the rising edge of NRD, whatever the programmed waveform of NCS may be.




Figure 26-7. READ_MODE = 1: Data is sampled by SMC before the rising edge of NRD



26.8.2.2 Read is Controlled by NCS (READ_MODE = 0)

Figure 26-8 shows the typical read cycle of an LCD module. The read data is valid t_{PACC} after the falling edge of the NCS signal and remains valid until the rising edge of NCS. Data must be sampled when NCS is raised. In that case, the READ_MODE must be set to 0 (read is controlled by NCS): the SMC internally samples the data on the rising edge of Master Clock that generates the rising edge of NCS, whatever the programmed waveform of NRD may be.

Figure 26-8. READ_MODE = 0: Data is sampled by SMC before the rising edge of NCS



26.8.3 Write Waveforms

The write protocol is similar to the read protocol. It is depicted in Figure 26-9. The write cycle starts with the address setting on the memory address bus.

26.8.3.1 NWE Waveforms

The NWE signal is characterized by a setup timing, a pulse width and a hold timing.


- 1. NWE SETUP: the NWE setup time is defined as the setup of address and data before the NWE falling edge;
- 2. NWE_PULSE: The NWE pulse length is the time between NWE falling edge and NWE rising edge;
- 3. NWE HOLD: The NWE hold time is defined as the hold time of address and data after the NWE rising edge.

26.8.3.2 NCS Waveforms

The NCS signal waveforms in write operation are not the same that those applied in read operations, but are separately defined:

- 1. NCS WR SETUP: the NCS setup time is defined as the setup time of address before the NCS falling edge.
- 2. NCS WR PULSE: the NCS pulse length is the time between NCS falling edge and NCS rising edge;
- 3. NCS WR HOLD: the NCS hold time is defined as the hold time of address after the NCS rising edge.

Figure 26-9. Write Cycle



26.8.3.3 Write Cycle

The write_cycle time is defined as the total duration of the write cycle, that is, from the time where address is set on the address bus to the point where address may change. The total write cycle time is equal to:

All NWE and NCS (write) timings are defined separately for each chip select as an integer number of Master Clock cycles. To ensure that the NWE and NCS timings are coherent, the user must define the total write cycle instead of the hold timing. This implicitly defines the NWE hold time and NCS (write) hold times as:

NWE_HOLD = NWE_CYCLE - NWE_SETUP - NWE_PULSE




NCS_WR_HOLD = NWE_CYCLE - NCS_WR_SETUP - NCS_WR_PULSE

26.8.3.4 Null Delay Setup and Hold

If null setup parameters are programmed for NWE and/or NCS, NWE and/or NCS remain active continuously in case of consecutive write cycles in the same memory (see Figure 26-10). However, for devices that perform write operations on the rising edge of NWE or NCS, such as SRAM, either a setup or a hold must be programmed.

Figure 26-10. Null Setup and Hold Values of NCS and NWE in Write Cycle



26.8.3.5 Null Pulse

Programming null pulse is not permitted. Pulse must be at least set to 1. A null value leads to unpredictable behavior.


26.8.4 Write Mode

The WRITE_MODE parameter in the SMC_MODE register of the corresponding chip select indicates which signal controls the write operation.

26.8.4.1 Write is Controlled by NWE (WRITE_MODE = 1):

Figure 26-11 shows the waveforms of a write operation with WRITE_MODE set to 1. The data is put on the bus during the pulse and hold steps of the NWE signal. The internal data buffers are switched to output mode after the NWE SETUP time, and until the end of the write cycle, regardless of the programmed waveform on NCS.


Figure 26-11. WRITE_MODE = 1. The write operation is controlled by NWE



26.8.4.2 Write is Controlled by NCS (WRITE_MODE = 0)

Figure 26-12 shows the waveforms of a write operation with WRITE_MODE set to 0. The data is put on the bus during the pulse and hold steps of the NCS signal. The internal data buffers are switched to output mode after the NCS_WR_SETUP time, and until the end of the write cycle, regardless of the programmed waveform on NWE.

Figure 26-12. WRITE_MODE = 0. The write operation is controlled by NCS



26.8.5 Write Protected Registers

To prevent any single software error that may corrupt SMC behavior, the registers listed below can be write-protected by setting the WPEN bit in the SMC Write Protect Mode Register (SMC_WPMR).

If a write access in a write-protected register is detected, then the WPVS flag in the SMC Write Protect Status Register (SMC_WPSR) is set and the field WPVSRC indicates in which register the write access has been attempted.

The WPVS flag is automatically reset after reading the SMC Write Protect Status Register (SMC_WPSR). List of the write-protected registers:

- Section 26.15.1 "SMC Setup Register"
- Section 26.15.2 "SMC Pulse Register"



- Section 26.15.3 "SMC Cycle Register"
- Section 26.15.4 "SMC MODE Register"

26.8.6 Coding Timing Parameters

All timing parameters are defined for one chip select and are grouped together in one SMC_REGISTER according to their type.

The SMC SETUP register groups the definition of all setup parameters:

NRD_SETUP, NCS_RD_SETUP, NWE_SETUP, NCS_WR_SETUP

The SMC PULSE register groups the definition of all pulse parameters:

NRD_PULSE, NCS_RD_PULSE, NWE_PULSE, NCS_WR_PULSE

The SMC CYCLE register groups the definition of all cycle parameters:

NRD_CYCLE, NWE_CYCLE

Table 26-2 shows how the timing parameters are coded and their permitted range.

Table 26-2. Coding and Range of Timing Parameters

			Permitted Ran	ge
Coded Value	Number of Bits	Effective Value	Coded Value	Effective Value
setup [5:0]	6	128 x setup[5] + setup[4:0]	0 ≤ ≤ 31	0 ≤ ≤ 128+31
pulse [6:0]	7	256 x pulse[6] + pulse[5:0]	0 ≤ ≤ 63	0 ≤ ≤ 256+63
				0 ≤ ≤ 256+127
cycle [8:0]	9	256 x cycle[8:7] + cycle[6:0]	0 ≤ ≤ 127	0 ≤ ≤ 512+127
				0 ≤ ≤ 768+127

26.8.7 Reset Values of Timing Parameters

Table 26-3 gives the default value of timing parameters at reset.

Table 26-3. Reset Values of Timing Parameters

Register	Reset Value	
SMC_SETUP	0x01010101	All setup timings are set to 1
SMC_PULSE	0x01010101	All pulse timings are set to 1
SMC_CYCLE	0x00030003	The read and write operation last 3 Master Clock cycles and provide one hold cycle
WRITE_MODE	1	Write is controlled with NWE
READ_MODE	1	Read is controlled with NRD

26.8.8 Usage Restriction

The SMC does not check the validity of the user-programmed parameters. If the sum of SETUP and PULSE parameters is larger than the corresponding CYCLE parameter, this leads to unpredictable behavior of the SMC. For read operations:

Null but positive setup and hold of address and NRD and/or NCS can not be guaranteed at the memory interface because of the propagation delay of theses signals through external logic and pads. If positive setup and hold values must be verified, then it is strictly recommended to program non-null values so as to cover possible skews between address, NCS and NRD signals.



For write operations:

If a null hold value is programmed on NWE, the SMC can guarantee a positive hold of address and NCS signal after the rising edge of NWE. This is true for WRITE_MODE = 1 only. See "Early Read Wait State" on page 454.

For read and write operations: a null value for pulse parameters is forbidden and may lead to unpredictable behavior.

In read and write cycles, the setup and hold time parameters are defined in reference to the address bus. For external devices that require setup and hold time between NCS and NRD signals (read), or between NCS and NWE signals (write), these setup and hold times must be converted into setup and hold times in reference to the address bus.

26.9 Scrambling/Unscrambling Function

The external data bus D[7:0] can be scrambled in order to prevent intellectual property data located in off-chip memories from being easily recovered by analyzing data at the package pin level of either microcontroller or memory device.

The scrambling and unscrambling are performed on-the-fly without additional wait states.

The scrambling method depends on two user-configurable key registers, SMC_KEY1 and SMC_KEY2. These key registers are only accessible in write mode.

The key must be securely stored in a reliable non-volatile memory in order to recover data from the off-chip memory. Any data scrambled with a given key cannot be recovered if the key is lost.

The scrambling/unscrambling function can be enabled or disabled by programming the SMC_OCMS register.

When multiple chip selects are handled, it is possible to configure the scrambling function per chip select using the OCMS field in the SMC_OCMS registers.

26.10 Automatic Wait States

Under certain circumstances, the SMC automatically inserts idle cycles between accesses to avoid bus contention or operation conflict.

26.10.1 Chip Select Wait States

The SMC always inserts an idle cycle between 2 transfers on separate chip selects. This idle cycle ensures that there is no bus contention between the de-activation of one device and the activation of the next one.

During chip select wait state, all control lines are turned inactive: NWR, NCS[0..3], NRD lines are all set to 1.

Figure 26-13 illustrates a chip select wait state between access on Chip Select 0 and Chip Select 2.



NRD
NWE
NCS0
NCS2
NRD_CYCLE
NRD_CYCLE
NWE_CYCLE
Wait State
Wait State

Figure 26-13. Chip Select Wait State between a Read Access on NCS0 and a Write Access on NCS2

26.10.2 Early Read Wait State

In some cases, the SMC inserts a wait state cycle between a write access and a read access to allow time for the write cycle to end before the subsequent read cycle begins. This wait state is not generated in addition to a chip select wait state. The early read cycle thus only occurs between a write and read access to the same memory device (same chip select).

An early read wait state is automatically inserted if at least one of the following conditions is valid:

- if the write controlling signal has no hold time and the read controlling signal has no setup time (Figure 26-14).
- in NCS write controlled mode (WRITE_MODE = 0), if there is no hold timing on the NCS signal and the NCS_RD_SETUP parameter is set to 0, regardless of the read mode (Figure 26-15). The write operation must end with a NCS rising edge. Without an Early Read Wait State, the write operation could not complete properly.
- in NWE controlled mode (WRITE_MODE = 1) and if there is no hold timing (NWE_HOLD = 0), the feedback of the write control signal is used to control address, data, and chip select lines. If the external write control signal is not inactivated as expected due to load capacitances, an Early Read Wait State is inserted and address, data and control signals are maintained one more cycle. See Figure 26-16.

Figure 26-14. Early Read Wait State: Write with No Hold Followed by Read with No Setup




Figure 26-15. Early Read Wait State: NCS Controlled Write with No Hold Followed by a Read with No NCS Setup







Figure 26-16. Early Read Wait State: NWE-controlled Write with No Hold Followed by a Read with one Set-up Cycle



26.10.3 Reload User Configuration Wait State

The user may change any of the configuration parameters by writing the SMC user interface.

When detecting that a new user configuration has been written in the user interface, the SMC inserts a wait state before starting the next access. The so called "Reload User Configuration Wait State" is used by the SMC to load the new set of parameters to apply to next accesses.

The Reload Configuration Wait State is not applied in addition to the Chip Select Wait State. If accesses before and after re-programming the user interface are made to different devices (Chip Selects), then one single Chip Select Wait State is applied.

On the other hand, if accesses before and after writing the user interface are made to the same device, a Reload Configuration Wait State is inserted, even if the change does not concern the current Chip Select.

26.10.3.1User Procedure

To insert a Reload Configuration Wait State, the SMC detects a write access to any SMC_MODE register of the user interface. If the user only modifies timing registers (SMC_SETUP, SMC_PULSE, SMC_CYCLE registers) in the user interface, he must validate the modification by writing the SMC_MODE, even if no change was made on the mode parameters.

The user must not change the configuration parameters of an SMC Chip Select (Setup, Pulse, Cycle, Mode) if accesses are performed on this CS during the modification. Any change of the Chip Select parameters, while fetching the code from a memory connected on this CS, may lead to unpredictable behavior. The instructions used to modify the parameters of an SMC Chip Select can be executed from the internal RAM or from a memory connected to another CS.



26.10.3.2Slow Clock Mode Transition

A Reload Configuration Wait State is also inserted when the Slow Clock Mode is entered or exited, after the end of the current transfer (see "Slow Clock Mode" on page 467).

26.10.4 Read to Write Wait State

Due to an internal mechanism, a wait cycle is always inserted between consecutive read and write SMC accesses.

This wait cycle is referred to as a read to write wait state in this document.

This wait cycle is applied in addition to chip select and reload user configuration wait states when they are to be inserted. See Figure 26-13 on page 454.

26.11 Data Float Wait States

Some memory devices are slow to release the external bus. For such devices, it is necessary to add wait states (data float wait states) after a read access:

- before starting a read access to a different external memory
- before starting a write access to the same device or to a different external one.

The Data Float Output Time (t_{DF}) for each external memory device is programmed in the TDF_CYCLES field of the SMC_MODE register for the corresponding chip select. The value of TDF_CYCLES indicates the number of data float wait cycles (between 0 and 15) before the external device releases the bus, and represents the time allowed for the data output to go to high impedance after the memory is disabled.

Data float wait states do not delay internal memory accesses. Hence, a single access to an external memory with long t_{DE} will not slow down the execution of a program from internal memory.

The data float wait states management depends on the READ_MODE and the TDF_MODE fields of the SMC_MODE register for the corresponding chip select.

26.11.1 READ MODE

Setting the READ_MODE to 1 indicates to the SMC that the NRD signal is responsible for turning off the tri-state buffers of the external memory device. The Data Float Period then begins after the rising edge of the NRD signal and lasts TDF_CYCLES MCK cycles.

When the read operation is controlled by the NCS signal (READ_MODE = 0), the TDF field gives the number of MCK cycles during which the data bus remains busy after the rising edge of NCS.

Figure 26-17 illustrates the Data Float Period in NRD-controlled mode (READ_MODE =1), assuming a data float period of 2 cycles (TDF_CYCLES = 2). Figure 26-18 shows the read operation when controlled by NCS (READ_MODE = 0) and the TDF_CYCLES parameter equals 3.



Figure 26-17. TDF Period in NRD Controlled Read Access (TDF = 2)





Figure 26-18. TDF Period in NCS Controlled Read Operation (TDF = 3)



26.11.2 TDF Optimization Enabled (TDF_MODE = 1)

When the TDF_MODE of the SMC_MODE register is set to 1 (TDF optimization is enabled), the SMC takes advantage of the setup period of the next access to optimize the number of wait states cycle to insert.


Figure 26-19 shows a read access controlled by NRD, followed by a write access controlled by NWE, on Chip Select 0. Chip Select 0 has been programmed with:

NRD_HOLD = 4; READ_MODE = 1 (NRD controlled)

NWE_SETUP = 3; WRITE_MODE = 1 (NWE controlled)

TDF CYCLES = 6; TDF MODE = 1 (optimization enabled).

Figure 26-19. TDF Optimization: No TDF wait states are inserted if the TDF period is over when the next access begins



26.11.3 TDF Optimization Disabled (TDF_MODE = 0)

When optimization is disabled, tdf wait states are inserted at the end of the read transfer, so that the data float period is ended when the second access begins. If the hold period of the read1 controlling signal overlaps the data float period, no additional tdf wait states will be inserted.

Figure 26-20, Figure 26-21 and Figure 26-22 illustrate the cases:

- read access followed by a read access on another chip select,
- read access followed by a write access on another chip select,
- read access followed by a write access on the same chip select,

with no TDF optimization.



Figure 26-20. TDF Optimization Disabled (TDF Mode = 0). TDF wait states between 2 read accesses on different chip selects





Figure 26-21. TDF Mode = 0: TDF wait states between a read and a write access on different chip selects






Figure 26-22. TDF Mode = 0: TDF wait states between read and write accesses on the same chip select

26.12 External Wait

Any access can be extended by an external device using the NWAIT input signal of the SMC. The EXNW_MODE field of the SMC_MODE register on the corresponding chip select must be set to either to "10" (frozen mode) or "11" (ready mode). When the EXNW_MODE is set to "00" (disabled), the NWAIT signal is simply ignored on the corresponding chip select. The NWAIT signal delays the read or write operation in regards to the read or write controlling signal, depending on the read and write modes of the corresponding chip select.

26.12.1 Restriction

When one of the EXNW_MODE is enabled, it is mandatory to program at least one hold cycle for the read/write controlling signal. For that reason, the NWAIT signal cannot be used in Page Mode ("Asynchronous Page Mode" on page 469), or in Slow Clock Mode ("Slow Clock Mode" on page 467).

The NWAIT signal is assumed to be a response of the external device to the read/write request of the SMC. Then NWAIT is examined by the SMC only in the pulse state of the read or write controlling signal. The assertion of the NWAIT signal outside the expected period has no impact on SMC behavior.




26.12.2 Frozen Mode

When the external device asserts the NWAIT signal (active low), and after internal synchronization of this signal, the SMC state is frozen, i.e., SMC internal counters are frozen, and all control signals remain unchanged. When the resynchronized NWAIT signal is deasserted, the SMC completes the access, resuming the access from the point where it was stopped. See Figure 26-23. This mode must be selected when the external device uses the NWAIT signal to delay the access and to freeze the SMC.

The assertion of the NWAIT signal outside the expected period is ignored as illustrated in Figure 26-24.

Figure 26-23. Write Access with NWAIT Assertion in Frozen Mode (EXNW_MODE = 10)



MCK A[23:0] FROZEN STATE NCS 2 2 2 0 4 3 2 0 1 1 0 NRD 5 5 5 2 0 3 1 **NWAIT** internally synchronized NWAIT signal Read cycle EXNW_MODE = 10 (Frozen) READ_MODE = 0 (NCS_controlled) Assertion is ignored NRD_PULSE = 2, NRD_HOLD = 6

NCS_RD_PULSE =5, NCS_RD_HOLD =3

Figure 26-24. Read Access with NWAIT Assertion in Frozen Mode (EXNW_MODE = 10)



26.12.3 Ready Mode


In Ready mode (EXNW_MODE = 11), the SMC behaves differently. Normally, the SMC begins the access by down counting the setup and pulse counters of the read/write controlling signal. In the last cycle of the pulse phase, the resynchronized NWAIT signal is examined.

If asserted, the SMC suspends the access as shown in Figure 26-25 and Figure 26-26. After deassertion, the access is completed: the hold step of the access is performed.

This mode must be selected when the external device uses deassertion of the NWAIT signal to indicate its ability to complete the read or write operation.

If the NWAIT signal is deasserted before the end of the pulse, or asserted after the end of the pulse of the controlling read/write signal, it has no impact on the access length as shown in Figure 26-26.

Figure 26-25. NWAIT Assertion in Write Access: Ready Mode (EXNW_MODE = 11)



MCK A[23:0] Wait STATE 6 5 3 2 NCS 5 3 2 6 4 0 NRD **NWAIT** internally synchronized NWAIT signal Read cycle EXNW_MODE = 11(Ready mode) $READ_MODE = 0$ (NCS_controlled) Assertion is ignored Assertion is ignored NRD_PULSE = 7

NCS_RD_PULSE =7

Figure 26-26. NWAIT Assertion in Read Access: Ready Mode (EXNW_MODE = 11)




26.12.4 NWAIT Latency and Read/Write Timings

There may be a latency between the assertion of the read/write controlling signal and the assertion of the NWAIT signal by the device. The programmed pulse length of the read/write controlling signal must be at least equal to this latency plus the 2 cycles of resynchronization + 1 cycle. Otherwise, the SMC may enter the hold state of the access without detecting the NWAIT signal assertion. This is true in frozen mode as well as in ready mode. This is illustrated on Figure 26-27.

When EXNW_MODE is enabled (ready or frozen), the user must program a pulse length of the read and write controlling signal of at least:

minimal pulse length = NWAIT latency + 2 resynchronization cycles + 1 cycle

Figure 26-27. NWAIT Latency




26.13 Slow Clock Mode

The SMC is able to automatically apply a set of "slow clock mode" read/write waveforms when an internal signal driven by the Power Management Controller is asserted because MCK has been turned to a very slow clock rate (typically 32kHz clock rate). In this mode, the user-programmed waveforms are ignored and the slow clock mode waveforms are applied. This mode is provided so as to avoid reprogramming the User Interface with appropriate waveforms at very slow clock rate. When activated, the slow mode is active on all chip selects.

26.13.1 Slow Clock Mode Waveforms

Figure 26-28 illustrates the read and write operations in slow clock mode. They are valid on all chip selects. Table 26-4 indicates the value of read and write parameters in slow clock mode.

Figure 26-28. Read/Write Cycles in Slow Clock Mode






Table 26-4. Read and Write Timing Parameters in Slow Clock Mode

Read Parameters	Duration (cycles)	Write Parameters	Duration (cycles)
NRD_SETUP	1	NWE_SETUP	1
NRD_PULSE	1	NWE_PULSE	1
NCS_RD_SETUP	0	NCS_WR_SETUP	0
NCS_RD_PULSE	2	NCS_WR_PULSE	3
NRD_CYCLE	2	NWE_CYCLE	3



26.13.2 Switching from (to) Slow Clock Mode to (from) Normal Mode

When switching from slow clock mode to the normal mode, the current slow clock mode transfer is completed at high clock rate, with the set of slow clock mode parameters. See Figure 26-29 on page 468. The external device may not be fast enough to support such timings.

Figure 26-30 illustrates the recommended procedure to properly switch from one mode to the other.

Figure 26-29. Clock Rate Transition Occurs while the SMC is Performing a Write Operation





Figure 26-30. Recommended Procedure to Switch from Slow Clock Mode to Normal Mode or from Normal Mode to Slow Clock Mode



26.14 Asynchronous Page Mode

The SMC supports asynchronous burst reads in page mode, providing that the page mode is enabled in the SMC_MODE register (PMEN field). The page size must be configured in the SMC_MODE register (PS field) to 4, 8, 16 or 32 bytes.

The page defines a set of consecutive bytes into memory. A 4-byte page (resp. 8-, 16-, 32-byte page) is always aligned to 4-byte boundaries (resp. 8-, 16-, 32-byte boundaries) of memory. The MSB of data address defines the address of the page in memory, the LSB of address define the address of the data in the page as detailed in Table 26-5.

With page mode memory devices, the first access to one page (t_{pa}) takes longer than the subsequent accesses to the page (t_{sa}) as shown in Figure 26-31. When in page mode, the SMC enables the user to define different read timings for the first access within one page, and next accesses within the page.

Table 26-5. Page Address and Data Address within a Page


Page Size	Page Address ⁽¹⁾	Data Address in the Page		
4 bytes	A[23:2]	A[1:0]		
8 bytes	A[23:3]	A[2:0]		
16 bytes	A[23:4]	A[3:0]		
32 bytes	A[23:5]	A[4:0]		

Note: 1. "A" denotes the address bus of the memory device.

26.14.1 Protocol and Timings in Page Mode

Figure 26-31 shows the NRD and NCS timings in page mode access.

Figure 26-31. Page Mode Read Protocol (Address MSB and LSB are defined in Table 26-5)



The NRD and NCS signals are held low during all read transfers, whatever the programmed values of the setup and hold timings in the User Interface may be. Moreover, the NRD and NCS timings are identical. The pulse length of the first access to the page is defined with the NCS_RD_PULSE field of the SMC_PULSE register. The pulse length of subsequent accesses within the page are defined using the NRD_PULSE parameter.



In page mode, the programming of the read timings is described in Table 26-6:

Table 26-6. Programming of Read Timings in Page Mode

Parameter	Value	Definition
READ_MODE	ʻx' No	impact
NCS_RD_SETUP	ʻx' No	impact
NCS_RD_PULSE	t _{pa}	Access time of first access to the page
NRD_SETUP	'x'	No impact
NRD_PULSE	t _{sa}	Access time of subsequent accesses in the page
NRD_CYCLE	'x'	No impact

The SMC does not check the coherency of timings. It will always apply the NCS_RD_PULSE timings as page access timing (t_{pa}) and the NRD_PULSE for accesses to the page (t_{sa}), even if the programmed value for t_{pa} is shorter than the programmed value for t_{sa} .

26.14.2 Page Mode Restriction


The page mode is not compatible with the use of the NWAIT signal. Using the page mode and the NWAIT signal may lead to unpredictable behavior.

26.14.3 Sequential and Non-sequential Accesses

If the chip select and the MSB of addresses as defined in Table 26-5 are identical, then the current access lies in the same page as the previous one, and no page break occurs.

Using this information, all data within the same page, sequential or not sequential, are accessed with a minimum access time (t_{sa}). Figure 26-32 illustrates access to an 8-bit memory device in page mode, with 8-byte pages. Access to D1 causes a page access with a long access time (t_{pa}). Accesses to D3 and D7, though they are not sequential accesses, only require a short access time (t_{sa}).

If the MSB of addresses are different, the SMC performs the access of a new page. In the same way, if the chip select is different from the previous access, a page break occurs. If two sequential accesses are made to the page mode memory, but separated by an other internal or external peripheral access, a page break occurs on the second access because the chip select of the device was deasserted between both accesses.





26.15 Static Memory Controller (SMC) User Interface

The SMC is programmed using the registers listed in Table 26-7. For each chip select, a set of 4 registers is used to program the parameters of the external device connected on it. In Table 26-7, "CS_number" denotes the chip select number. 16 bytes (0x10) are required per chip select.

The user must complete writing the configuration by writing any one of the SMC_MODE registers.

Table 26-7. Register Mapping

Offset	Register	Name	Access	Reset
0x10 x CS_number + 0x00	SMC Setup Register	SMC_SETUP	Read-write	0x01010101
0x10 x CS_number + 0x04	SMC Pulse Register	SMC_PULSE	Read-write	0x01010101
0x10 x CS_number + 0x08	SMC Cycle Register	SMC_CYCLE	Read-write	0x00030003
0x10 x CS_number + 0x0C	SMC Mode Register	SMC_MODE	Read-write	0x10000003
0x80	SMC OCMS MODE Register	SMC_OCMS	Read-write	0x00000000
0x84	SMC OCMS KEY1 Register	SMC_KEY1	Write once	0x00000000
0x88	SMC OCMS KEY2 Register	SMC_KEY2	Write once	0x00000000
0xE4	SMC Write Protect Mode Register	SMC_WPMR	Read-write	0x00000000
0xE8	SMC Write Protect Status Register	SMC_WPSR	Read-only	0x00000000
0xEC-0xFC	Reserved	-	-	-

26.15.1 SMC Setup Register

Name: SMC_SETUP[0..3]

Address: 0x400E0000 [0], 0x400E0010 [1], 0x400E0020 [2], 0x400E0030 [3]

Access: Read-write

31	30	29	28	27	26	25	24
_	_			NCS_RE	_SETUP		
23	22	21	20	19	18	17	16
_	_			NRD_	SETUP		
15	14	13	12	11	10	9	8
_	_			NCS_WF	R_SETUP		
					_		_
7	6	5	4	3	2	1	0
_	_		•	NWE_	SETUP		

• NWE_SETUP: NWE Setup Length

The NWE signal setup length is defined as:

NWE setup length = (128* NWE_SETUP[5] + NWE_SETUP[4:0]) clock cycles

NCS_WR_SETUP: NCS Setup Length in WRITE Access

In write access, the NCS signal setup length is defined as:

NCS setup length = (128* NCS_WR_SETUP[5] + NCS_WR_SETUP[4:0]) clock cycles

• NRD_SETUP: NRD Setup Length

The NRD signal setup length is defined in clock cycles as:

NRD setup length = (128* NRD SETUP[5] + NRD SETUP[4:0]) clock cycles

NCS_RD_SETUP: NCS Setup Length in READ Access

In read access, the NCS signal setup length is defined as:

NCS setup length = (128* NCS_RD_SETUP[5] + NCS_RD_SETUP[4:0]) clock cycles



26.15.2 SMC Pulse Register

Name: SMC_PULSE[0..3]

Address: 0x400E0004 [0], 0x400E0014 [1], 0x400E0024 [2], 0x400E0034 [3]

Access: Read-write

31	30	29	28	27	26	25	24
_				NCS_RD_PULSE			
23	22	21	20	19	18	17	16
_				NRD_PULSE			
15	14	13	12	11	10	9	8
_				NCS_WR_PULSE			
_							_
7	6	5	4	3	2	1	0
_		•		NWE_PULSE			

• NWE_PULSE: NWE Pulse Length

The NWE signal pulse length is defined as:

NWE pulse length = (256* NWE_PULSE[6] + NWE_PULSE[5:0]) clock cycles

The NWE pulse length must be at least 1 clock cycle.

NCS_WR_PULSE: NCS Pulse Length in WRITE Access

In write access, the NCS signal pulse length is defined as:

NCS pulse length = (256* NCS WR PULSE[6] + NCS WR PULSE[5:0]) clock cycles

The NCS pulse length must be at least 1 clock cycle.

• NRD PULSE: NRD Pulse Length

In standard read access, the NRD signal pulse length is defined in clock cycles as:

NRD pulse length = (256* NRD PULSE[6] + NRD PULSE[5:0]) clock cycles

The NRD pulse length must be at least 1 clock cycle.

In page mode read access, the NRD_PULSE parameter defines the duration of the subsequent accesses in the page.

• NCS RD PULSE: NCS Pulse Length in READ Access

In standard read access, the NCS signal pulse length is defined as:

NCS pulse length = (256* NCS RD PULSE[6] + NCS RD PULSE[5:0]) clock cycles

The NCS pulse length must be at least 1 clock cycle.

In page mode read access, the NCS_RD_PULSE parameter defines the duration of the first access to one page.



26.15.3 SMC Cycle Register

Name: SMC_CYCLE[0..3]

Address: 0x400E0008 [0], 0x400E0018 [1], 0x400E0028 [2], 0x400E0038 [3]

Access: Read-write

31	30	29	28	27	26	25	24
_	_	_	_	_	_	-	NRD_CYCLE
23	22	21	20	19	18	17	16
			NRD_0	CYCLE			
15	14	13	12	11	10	9	8
_	_	_	_	_	_	-	NWE_CYCLE
7	6	5	4	3	2	1	0
	•		NWE_	CYCLE	•	•	

• NWE_CYCLE: Total Write Cycle Length

The total write cycle length is the total duration in clock cycles of the write cycle. It is equal to the sum of the setup, pulse and hold steps of the NWE and NCS signals. It is defined as:

Write cycle length = (NWE_CYCLE[8:7]*256 + NWE_CYCLE[6:0]) clock cycles

• NRD_CYCLE: Total Read Cycle Length

The total read cycle length is the total duration in clock cycles of the read cycle. It is equal to the sum of the setup, pulse and hold steps of the NRD and NCS signals. It is defined as:

Read cycle length = (NRD CYCLE[8:7]*256 + NRD CYCLE[6:0]) clock cycles



26.15.4 SMC MODE Register

Name: SMC_MODE[0..3]

Address: 0x400E000C [0], 0x400E001C [1], 0x400E002C [2], 0x400E003C [3]

Access: Read-write

31	30	29	28	27	26	25	24
_	-	F	PS	_	1	-	PMEN
23	22	21	20	19	18	17	16
_	_	-	TDF_MODE		TDF_C	YCLES	
15	14	13	12	11	10	9	8
_	-	-	-	_	_	_	-
7	6	5	4	3	2	1	0
_	-	EXNW	_MODE	_	_	WRITE_MODE	READ_MODE

• READ_MODE:

- 1: The read operation is controlled by the NRD signal.
 - If TDF cycles are programmed, the external bus is marked busy after the rising edge of NRD.
 - If TDF optimization is enabled (TDF_MODE =1), TDF wait states are inserted after the setup of NRD.
- 0: The read operation is controlled by the NCS signal.
 - If TDF cycles are programmed, the external bus is marked busy after the rising edge of NCS.
 - If TDF optimization is enabled (TDF_MODE =1), TDF wait states are inserted after the setup of NCS.

WRITE MODE

- 1: The write operation is controlled by the NWE signal.
 - If TDF optimization is enabled (TDF_MODE =1), TDF wait states will be inserted after the setup of NWE.
- 0: The write operation is controlled by the NCS signal.
 - If TDF optimization is enabled (TDF MODE =1), TDF wait states will be inserted after the setup of NCS.

EXNW_MODE: NWAIT Mode

The NWAIT signal is used to extend the current read or write signal. It is only taken into account during the pulse phase of the read and write controlling signal. When the use of NWAIT is enabled, at least one cycle hold duration must be pro-

grammed for the read and write controlling signal.

Value	Name	Description
0	DISABLED	Disabled
1		Reserved
2	FROZEN	Frozen Mode
3	READY	Ready Mode

- Disabled Mode: The NWAIT input signal is ignored on the corresponding Chip Select.
- Frozen Mode: If asserted, the NWAIT signal freezes the current read or write cycle. After deassertion, the read/write cycle is resumed from the point where it was stopped.
- Ready Mode: The NWAIT signal indicates the availability of the external device at the end of the pulse of the controlling read or write signal, to complete the access. If high, the access normally completes. If low, the access is extended until NWAIT returns high.



• TDF_CYCLES: Data Float Time

This field gives the integer number of clock cycles required by the external device to release the data after the rising edge of the read controlling signal. The SMC always provide one full cycle of bus turnaround after the TDF_CYCLES period. The external bus cannot be used by another chip select during TDF_CYCLES + 1 cycles. From 0 up to 15 TDF_CYCLES can be set.

• TDF_MODE: TDF Optimization

- 1: TDF optimization is enabled.
 - The number of TDF wait states is optimized using the setup period of the next read/write access.
- 0: TDF optimization is disabled.
 - The number of TDF wait states is inserted before the next access begins.

• PMEN: Page Mode Enabled

- 1: Asynchronous burst read in page mode is applied on the corresponding chip select.
- 0: Standard read is applied.

PS: Page Size

If page mode is enabled, this field indicates the size of the page in bytes.

Value	Name	Description		
0	4_BYTE	4-byte page		
1	8_BYTE	8-byte page		
2	16_BYTE	16-byte page		
3	32_BYTE	32-byte page		



26.15.5 SMC OCMS Mode Register

 Name:
 SMC_OCMS

 Address:
 0x400E0080

 Access:
 Read-write

 Reset:
 0x00000000

Reset:	0x00000000						
31	30	29	28	27	26	25	24
_	-	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	-	_	_	S3SE	CS2SE	CS1SE	CS0SE
15	14	13	12	11	10	9	8
_	_	_	_	_	_	_	_
7	6	5	4	3	2	1	0
_	_		_	_	_	-	SMSE

• CSxSE: Chip Select (x = 0 to 3) Scrambling Enable

0: Disable Scrambling for CSx.

• SMSE: Static Memory Controller Scrambling Enable

0: Disable Scrambling for SMC access.

1: Enable Scrambling for SMC access.

^{1:} Enable Scrambling for CSx.

26.15.6 SMC OCMS Key1 Register

Name: SMC_KEY1
Address: 0x400E0084
Access: Write Once
Reset: 0x00000000

31	30	29	28	27	26	25	24				
	KEY1										
23	22	21	20	19	18	17	16				
	KEY1										
15	14	13	12	11	10	9	8				
			KE	Y1							
7	6	5	4	3	2	1	0				
			KE	Y1							

• KEY1: Off Chip Memory Scrambling (OCMS) Key Part 1

When Off Chip Memory Scrambling is enabled setting the SMC_OCMS and SMC_TIMINGS registers in accordance, the data scrambling depends on KEY1 and KEY2 values.



26.15.7 SMC OCMS Key2 Register

Name: SMC_KEY2

Address: 0x400E0088

Access: Write Once

Reset: 0x00000000

31	30	29	28	27	26	25	24			
KEY2										
23	22	21	20	19	18	17	16			
	KEY2									
15	14	13	12	11	10	9	8			
			KE	:Y2						
7	6	5	4	3	2	1	0			
			KE	Y2						

• KEY2: Off Chip Memory Scrambling (OCMS) Key Part 2

When Off Chip Memory Scrambling is enabled setting the SMC_OCMS and SMC_TIMINGS registers in accordance, the data scrambling depends on KEY2 and KEY1 values.

26.15.8 SMC Write Protect Mode Register

Name: SMC_WPMR
Address: 0x400E00E4
Access: Read-write

Reset: See Table 26-7

31	30	29	28	27	26	25	24				
	WPKEY										
23	22	21	20	19	18	17	16				
			WP	KEY							
15	14	13	12	11	10	9	8				
			WP	KEY							
7	6	5	4	3	2	1	0				
_	_	_	_	_	_	_	WPEN				

• WPEN: Write Protect Enable

0 = Disables the Write Protect if WPKEY corresponds to 0x534D43 ("SMC" in ASCII).

1 = Enables the Write Protect if WPKEY corresponds to 0x534D43 ("SMC" in ASCII).

Protects the registers listed below:

- Section 26.15.1 "SMC Setup Register"
- Section 26.15.2 "SMC Pulse Register"
- Section 26.15.3 "SMC Cycle Register"
- Section 26.15.4 "SMC MODE Register"

WPKEY: Write Protect KEY

Should be written at value 0x534D43 ("SMC" in ASCII). Writing any other value in this field aborts the write operation of the WPEN bit. Always reads as 0.



26.15.9 SMC Write Protect Status Register

Name: SMC_WPSR
Address: 0x400E00E8
Type: Read-only

Value: See Table 26-7

31	30	29	28	27	26	25	24			
_	_	_	_	_	_		_			
23	22	21	20	19	18	17	16			
	WPVSRC									
15	14	13	12	11	10	9	8			
			WPV	/SRC						
7	6	5	4	3	2	1	0			
_	_	_	_	_	_	_	WPVS			

• WPVS: Write Protect Enable

0 = No Write Protect Violation has occurred since the last read of the SMC_WPSR register.

1 = A Write Protect Violation occurred since the last read of the SMC_WPSR register. If this violation is an unauthorized attempt to write a protected register, the associated violation is reported into field WPVSRC.

• WPVSRC: Write Protect Violation Source

When WPVS is active, this field indicates the write-protected register (through address offset or code) in which a write access has been attempted.

Note: Reading SMC_WPSR automatically clears all fields.

27. Peripheral DMA Controller (PDC)

27.1 Description

The Peripheral DMA Controller (PDC) transfers data between on-chip serial peripherals and the target memories. The link between the PDC and a serial peripheral is operated by the AHB to APB bridge.

The user interface of each PDC channel is integrated into the user interface of the peripheral it serves. The user interface of mono-directional channels (receive-only or transmit-only) contains two 32-bit memory pointers and two 16-bit counters, one set (pointer, counter) for the current transfer and one set (pointer, counter) for the next transfer. The bidirectional channel user interface contains four 32-bit memory pointers and four 16-bit counters. Each set (pointer, counter) is used by the current transmit, next transmit, current receive and next receive.

Using the PDC decreases processor overhead by reducing its intervention during the transfer. This lowers significantly the number of clock cycles required for a data transfer, improving microcontroller performance.

To launch a transfer, the peripheral triggers its associated PDC channels by using transmit and receive signals. When the programmed data is transferred, an end of transfer interrupt is generated by the peripheral itself.


27.2 Embedded Characteristics

- Performs Transfers to/from APB Communication Serial Peripherals
- Supports Half-duplex and Full-duplex Peripherals



27.3 Block Diagram

Figure 27-1. Block Diagram



27.4 Functional Description

27.4.1 Configuration

The PDC channel user interface enables the user to configure and control data transfers for each channel. The user interface of each PDC channel is integrated into the associated peripheral user interface.

The user interface of a serial peripheral, whether it is full- or half-duplex, contains four 32-bit pointers (RPR, RNPR, TPR, TNPR) and four 16-bit counter registers (RCR, RNCR, TCR, TNCR). However, the transmit and receive parts of each type are programmed differently: the transmit and receive parts of a full-duplex peripheral can be programmed at the same time, whereas only one part (transmit or receive) of a half-duplex peripheral can be programmed at a time.

32-bit pointers define the access location in memory for the current and next transfer, whether it is for read (transmit) or write (receive). 16-bit counters define the size of the current and next transfers. It is possible, at any moment, to read the number of transfers remaining for each channel.

The PDC has dedicated status registers which indicate if the transfer is enabled or disabled for each channel. The status for each channel is located in the associated peripheral status register. Transfers can be enabled and/or disabled by setting TXTEN/TXTDIS and RXTEN/RXTDIS in the peripheral's Transfer Control register.

At the end of a transfer, the PDC channel sends status flags to its associated peripheral. These flags are visible in the peripheral Status register (ENDRX, ENDTX, RXBUFF, and TXBUFE). Refer to Section 27.4.3 and to the associated peripheral user interface.

The peripheral where a PDC transfer is configured must have its peripheral clock enabled. The peripheral clock must be also enabled to access the PDC register set associated to this peripheral.

27.4.2 Memory Pointers

Each full-duplex peripheral is connected to the PDC by a receive channel and a transmit channel. Both channels have 32-bit memory pointers that point to a receive area and to a transmit area, respectively, in the target memory.

Each half-duplex peripheral is connected to the PDC by a bidirectional channel. This channel has two 32-bit memory pointers, one for current transfer and the other for next transfer. These pointers point to transmit or receive data depending on the operating mode of the peripheral.

Depending on the type of transfer (byte, half-word or word), the memory pointer is incremented respectively by 1, 2 or 4 bytes.

If a memory pointer address changes in the middle of a transfer, the PDC channel continues operating using the new address.

27.4.3 Transfer Counters

Each channel has two 16-bit counters, one for the current transfer and the one for the next transfer. These counters define the size of data to be transferred by the channel. The current transfer counter is decremented first as the data addressed by the current memory pointer starts to be transferred. When the current transfer counter reaches zero, the channel checks its next transfer counter. If the value of the next counter is zero, the channel stops transferring data and sets the appropriate flag. If the next counter value is greater than zero, the values of the next pointer/next counter are copied into the current pointer/current counter and the channel resumes the transfer, whereas next pointer/next counter get zero/zero as values. At the end of this transfer, the PDC channel sets the appropriate flags in the Peripheral Status register.

The following list gives an overview of how status register flags behave depending on the counters' values:

- ENDRX flag is set when the PDC Receive Counter register (PERIPH_RCR) reaches zero.
- RXBUFF flag is set when both PERIPH_RCR and the PDC Receive Next Counter register (PERIPH_RNCR)
 reach zero.



- ENDTX flag is set when the PDC Transmit Counter register (PERIPH_TCR) reaches zero.
- TXBUFE flag is set when both PERIPH_TCR and the PDC Transmit Next Counter register (PERIPH_TNCR)
 reach zero.

These status flags are described in the Peripheral Status register (PERIPH PTSR).

27.4.4 Data Transfers

The serial peripheral triggers its associated PDC channels' transfers using transmit enable (TXEN) and receive enable (RXEN) flags in the transfer control register integrated in the peripheral's user interface.

When the peripheral receives external data, it sends a Receive Ready signal to its PDC receive channel which then requests access to the Matrix. When access is granted, the PDC receive channel starts reading the peripheral Receive Holding register (RHR). The read data are stored in an internal buffer and then written to memory.

When the peripheral is about to send data, it sends a Transmit Ready to its PDC transmit channel which then requests access to the Matrix. When access is granted, the PDC transmit channel reads data from memory and transfers the data to the Transmit Holding register (THR) of its associated peripheral. The same peripheral sends data depending on its mechanism.

27.4.5 PDC Flags and Peripheral Status Register

Each peripheral connected to the PDC sends out receive ready and transmit ready flags and the PDC returns flags to the peripheral. All these flags are only visible in the peripheral's Status register.

Depending on whether the peripheral is half- or full-duplex, the flags belong to either one single channel or two different channels.

27.4.5.1 Receive Transfer End

The receive transfer end flag is set when PERIPH_RCR reaches zero and the last data has been transferred to memory.

This flag is reset by writing a non-zero value to PERIPH_RCR or PERIPH_RNCR.

27.4.5.2 Transmit Transfer End

The transmit transfer end flag is set when PERIPH_TCR reaches zero and the last data has been written to the peripheral THR.

This flag is reset by writing a non-zero value to PERIPH_TCR or PERIPH_TNCR.

27.4.5.3 Receive Buffer Full

The receive buffer full flag is set when PERIPH_RCR reaches zero, with PERIPH_RNCR also set to zero and the last data transferred to memory.

This flag is reset by writing a non-zero value to PERIPH_TCR or PERIPH_TNCR.

27.4.5.4 Transmit Buffer Empty

The transmit buffer empty flag is set when PERIPH_TCR reaches zero, with PERIPH_TNCR also set to zero and the last data written to peripheral THR.

This flag is reset by writing a non-zero value to PERIPH TCR or PERIPH TNCR.



27.5 Peripheral DMA Controller (PDC) User Interface

Table 27-1. Register Mapping

Offset	Register	Name	Access	Reset
0x00	Receive Pointer Register	PERIPH ⁽¹⁾ _RPR	Read/Write	0
0x04	Receive Counter Register	PERIPH_RCR	Read/Write	0
0x08	Transmit Pointer Register	PERIPH_TPR	Read/Write	0
0x0C	Transmit Counter Register	PERIPH_TCR	Read/Write	0
0x10	Receive Next Pointer Register	PERIPH_RNPR	Read/Write	0
0x14	Receive Next Counter Register	PERIPH_RNCR	Read/Write	0
0x18	Transmit Next Pointer Register	PERIPH_TNPR	Read/Write	0
0x1C	Transmit Next Counter Register	PERIPH_TNCR	Read/Write	0
0x20	Transfer Control Register	PERIPH_PTCR	Write-only	0
0x24	Transfer Status Register	PERIPH_PTSR	Read-only	0

Note: 1. PERIPH: Ten registers are mapped in the peripheral memory space at the same offset. These can be defined by the user depending on the function and the desired peripheral.



27.5.1 Receive Pointer Register

Name: PERIPH_RPR
Access: Read/Write

31	30	29	28	27	26	25	24				
	RXPTR										
23	22	21	20	19	18	17	16				
	RXPTR										
15	14	13	12	11	10	9	8				
			RXI	PTR							
7	6	5	4	3	2	1	0				
			RXI	PTR							

• RXPTR: Receive Pointer Register

RXPTR must be set to receive buffer address.

When a half-duplex peripheral is connected to the PDC, RXPTR = TXPTR.

27.5.2 Receive Counter Register

 Name: PERIPH_RCR

 Access: Read/Write
 28
 27
 26
 25
 24

 23
 22
 21
 20
 19
 18
 17
 16

_	_	_	_	_	_	1	_
23	22	21	20	19	18	17	16
_	_	-	_	-	_	ı	_
15	14	13	12	11	10	9	8
			RX	CTR			
7	6	5	4	3	2	1	0
			RXO	CTR			

• RXCTR: Receive Counter Register

RXCTR must be set to receive buffer size.

When a half-duplex peripheral is connected to the PDC, RXCTR = TXCTR.

0: Stops peripheral data transfer to the receiver.

1 - 65535: Starts peripheral data transfer if the corresponding channel is active.



27.5.3 Transmit Pointer Register

Name: PERIPH_TPR Access: Read/Write TXPTR TXPTR TXPTR

TXPTR

• TXPTR: Transmit Counter Register

TXPTR must be set to transmit buffer address.

When a half-duplex peripheral is connected to the PDC, RXPTR = TXPTR.

27.5.4 Transmit Counter Register

Name: PERIPH_TCR Access: Read/Write 31 30 29 26 24 28 27 25

_	_	-	-	-	-	-	-		
23	22	21	20	19	18	17	16		
_	_	_	_	_	_	_	_		
15	14	13	12	11	10	9	8		
			TXC	CTR					
7	6	5	4	3	2	1	0		
	TXCTR								

• TXCTR: Transmit Counter Register

TXCTR must be set to transmit buffer size.

When a half-duplex peripheral is connected to the PDC, RXCTR = TXCTR.

0: Stops peripheral data transfer to the transmitter.

1- 65535: Starts peripheral data transfer if the corresponding channel is active.



27.5.5 Receive Next Pointer Register

Name: PERIPH_RNPR

Access: Read/Write

31	30	29	28	27	26	25	24					
	RXNPTR											
23	22	21	20	19	18	17	16					
	RXNPTR											
15	14	13	12	11	10	9	8					
			RXN	IPTR								
7	6	5	4	3	2	1	0					
	RXNPTR											

• RXNPTR: Receive Next Pointer

RXNPTR contains the next receive buffer address.

When a half-duplex peripheral is connected to the PDC, RXNPTR = TXNPTR.



27.5.6 Receive Next Counter Register

Name: PERIPH_RNCR

Access: Read/Write

31	30	29	28	27	26	25	24
_	_	-	-	-	_	-	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	-	_
15	14	13	12	11	10	9	8
			RXN	ICTR			
7	6	5	4	3	2	1	0
	_	_	RXN	ICTR	_	_	

• RXNCTR: Receive Next Counter

RXNCTR contains the next receive buffer size.

When a half-duplex peripheral is connected to the PDC, RXNCTR = TXNCTR.



27.5.7 Transmit Next Pointer Register

Name: PERIPH_TNPR

Access: Read/Write

31	30	29	28	27	26	25	24				
TXNPTR											
23	22	21	20	19	18	17	16				
	TXNPTR										
15	14	13	12	11	10	9	8				
			TXN	IPTR							
7	6	5	4	3	2	1	0				
	TXNPTR										

• TXNPTR: Transmit Next Pointer

TXNPTR contains the next transmit buffer address.

When a half-duplex peripheral is connected to the PDC, RXNPTR = TXNPTR.



27.5.8 Transmit Next Counter Register

Name: PERIPH_TNCR

Access: Read/Write

31	30	29	28	27	26	25	24			
_	_	_	_	_	_	_	_			
23	22	21	20	19	18	17	16			
_	_	_	_	_	_	_	-			
15	14	13	12	11	10	9	8			
			TXN	CTR						
7	6	5	4	3	2	1	0			
	TXNCTR									

• TXNCTR: Transmit Counter Next

TXNCTR contains the next transmit buffer size.

When a half-duplex peripheral is connected to the PDC, RXNCTR = TXNCTR.



27.5.9 Transfer Control Register

Name: PERIPH PTCR

Access: Write-only

31	30	29	28	27	26	25	24
_	_	_	_	_	_	-	_
23	22	21	20	19	18	17	16
_	_	_	_	-	_	ı	_
15	14	13	12	11	10	9	8
_	_	_	-	-	_	TXTDIS	TXTEN
7	6	5	4	3	2	1	0
-	-	-	-	_	_	RXTDIS	RXTEN

RXTEN: Receiver Transfer Enable

0: No effect.

When a half-duplex peripheral is connected to the PDC, enabling the receiver channel requests automatically disables the transmitter channel requests. It is forbidden to set both TXTEN and RXTEN for a half-duplex peripheral.

• RXTDIS: Receiver Transfer Disable

0: No effect.

1: Disables the PDC receiver channel requests.

When a half-duplex peripheral is connected to the PDC, disabling the receiver channel requests also disables the transmitter channel requests.

• TXTEN: Transmitter Transfer Enable

0: No effect.

1: Enables the PDC transmitter channel requests.

When a half-duplex peripheral is connected to the PDC, it enables the transmitter channel requests only if RXTEN is not set. It is forbidden to set both TXTEN and RXTEN for a half-duplex peripheral.

• TXTDIS: Transmitter Transfer Disable

0: No effect.

1: Disables the PDC transmitter channel requests.

When a half-duplex peripheral is connected to the PDC, disabling the transmitter channel requests disables the receiver channel requests.



^{1:} Enables PDC receiver channel requests if RXTDIS is not set.

27.5.10 Transfer Status Register

Name: PERIPH_PTSR

Access: Read-only

31	30	29	28	27	26	25	24
_	_	_	-	_	_	-	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
_	_	_	_	_	_	_	TXTEN
7	6	5	4	3	2	1	0
_	-	-	-	-	-	-	RXTEN

• RXTEN: Receiver Transfer Enable

0: PDC receiver channel requests are disabled.

1: PDC receiver channel requests are enabled.

• TXTEN: Transmitter Transfer Enable

0: PDC transmitter channel requests are disabled.

1: PDC transmitter channel requests are enabled.



28. Clock Generator

28.1 Description

The Clock Generator user interface is embedded within the Power Management Controller and is described in Section 29.17 "Power Management Controller (PMC) User Interface". However, the Clock Generator registers are named CKGR.

28.2 Embedded Characteristics

The Clock Generator is made up of:

- A Low-power 32768 Hz Slow Clock Oscillator with bypass mode
- A Low-power RC Oscillator
- A 3 to 20 MHz Crystal or Ceramic Resonator-based Oscillator, which can be bypassed.
- A factory-programmed Fast RC Oscillator. Three output frequencies can be selected: 4/8/12 MHz. By default 4 MHz is selected.
- Two 80 to 240 MHz programmable PLL (input from 3 to 32 MHz), capable of providing the clock MCK to the processor and to the peripherals.
- Write Protected Registers


It provides the following clocks:

- SLCK, the Slow Clock, which is the only permanent clock within the system.
- MAINCK is the output of the Main Clock Oscillator selection: either the Crystal or Ceramic Resonator-based Oscillator or 4/8/12 MHz Fast RC Oscillator.
- PLLACK is the output of the Divider and 80 to 240 MHz programmable PLL (PLLA).
- PLLBCK is the output of the Divider and 80 to 240 MHz programmable PLL (PLLB).



28.3 Block Diagram

Figure 28-1. Clock Generator Block Diagram



28.4 Slow Clock

The Supply Controller embeds a slow clock generator that is supplied with the VDDIO power supply. As soon as the VDDIO is supplied, both the crystal oscillator and the embedded RC oscillator are powered up, but only the embedded RC oscillator is enabled. This allows the slow clock to be valid in a short time (about 100 µs).

The slow clock is generated either by the slow clock crystal oscillator or by the slow clock RC oscillator.

The selection between the RC or the crystal oscillator is made by writing the XTALSEL bit in the Supply Controller Control Register (SUPC_CR).

28.4.1 Slow Clock RC Oscillator

By default, the slow clock RC oscillator is enabled and selected. The user has to take into account the possible drifts of the RC oscillator. More details are given in the section "DC Characteristics" of the product datasheet.




It can be disabled via the XTALSEL bit in the Supply Controller Control Register (SUPC_CR).

28.4.2 Slow Clock Crystal Oscillator

The Clock Generator integrates a 32768 Hz low-power oscillator. To use this oscillator, the XIN32 and XOUT32 pins must be connected to a 32768 Hz crystal. Two external capacitors must be wired as shown in Figure 28-2. More details are given in the section "DC Characteristics" of the product datasheet.

Note that the user is not obliged to use the slow clock crystal and can use the RC oscillator instead.

Figure 28-2. Typical Slow Clock Crystal Oscillator Connection



The user can select the crystal oscillator to be the source of the slow clock, as it provides a more accurate frequency. The command is made by writing the Supply Controller Control Register (SUPC_CR) with the XTALSEL bit at 1. This results in a sequence which first configures the PIO lines multiplexed with XIN32 and XOUT32 to be driven by the oscillator, then enables the crystal oscillator and then disables the RC oscillator to save power. The switch of the slow clock source is glitch free. The OSCSEL bit of the Supply Controller Status Register (SUPC_SR) or the OSCSEL bit of the PMC Status Register (PMC_SR) tracks the oscillator frequency downstream. It must be read in order to be informed when the switch sequence, initiated when a new value is written in the XTALSEL bit of SUPC_CR, is done.

Coming back on the RC oscillator is only possible by shutting down the VDDIO power supply. If the user does not need the crystal oscillator, the XIN32 and XOUT32 pins can be left unconnected since by default the XIN32 and XOUT32 system I/O pins are in PIO input mode with pull-up after reset.

The user can also set the crystal oscillator in bypass mode instead of connecting a crystal. In this case, the user has to provide the external clock signal on XIN32. The input characteristics of the XIN32 pin are given in the product electrical characteristics section. In order to set the bypass mode, the OSCBYPASS bit of the Supply Controller Mode Register (SUPC MR) needs to be set at 1.


the user can set the slow clock crystal oscillator in bypass mode instead of connecting a crystal. In this case, the user has to provide the external clock signal on XIN32. The input characteristics of the XIN32 pin under these conditions are given in the product electrical characteristics section.

The programmer has to be sure to set the OSCBYPASS bit in the Supply Controller Mode Register (SUPC_MR) and XTALSEL bit in the Supply Controller Control Register (SUPC_CR).

28.5 Main Clock

Figure 28-3 shows the main clock block diagram.

Figure 28-3. Main Clock Block Diagram



The main clock has two sources:

- 4/8/12 MHz fast RC oscillator which starts very quickly and is used at start-up.
- 3 to 20 MHz crystal or ceramic resonator-based oscillator which can be bypassed.

28.5.1 Fast RC Oscillator

After reset, the 4/8/12 MHz fast RC oscillator is enabled with the 4 MHz frequency selected and it is selected as the source of MAINCK. MAINCK is the default clock selected to start up the system.

The fast RC oscillator frequencies are calibrated in production except the lowest frequency which is not calibrated. Refer to the "DC Characteristics" section of the product datasheet.



The software can disable or enable the 4/8/12 MHz fast RC oscillator with the MOSCRCEN bit in the Clock Generator Main Oscillator Register (CKGR MOR).

The user can also select the output frequency of the fast RC oscillator, either 4/8/12 MHz are available. It can be done through MOSCRCF bits in CKGR_MOR. When changing this frequency selection, the MOSCRCS bit in the Power Management Controller Status Register (PMC_SR) is automatically cleared and MAINCK is stopped until the oscillator is stabilized. Once the oscillator is stabilized, MAINCK restarts and MOSCRCS is set.

When disabling the main clock by clearing the MOSCRCEN bit in CKGR_MOR, the MOSCRCS bit in the Power Management Controller Status Register (PMC_SR) is automatically cleared, indicating the main clock is off.

Setting the MOSCRCS bit in the Power Management Controller Interrupt Enable Register (PMC_IER) can trigger an interrupt to the processor.

It is recommended to disable the main clock as soon as the processor no longer uses it and runs out of SLCK.

The CAL4, CAL8 and CAL12 values in the PMC Oscillator Calibration Register (PMC_OCR) are the default values set by Atmel during production. These values are stored in a specific Flash memory area different from the main memory plane. These values cannot be modified by the user and cannot be erased by a Flash erase command or by the ERASE pin. Values written by the user's application in PMC_OCR are reset after each power up or peripheral reset.

28.5.2 Fast RC Oscillator Clock Frequency Adjustment

It is possible for the user to adjust the main RC oscillator frequency through PMC_OCR. By default, SEL4/8/12 are low, so the RC oscillator will be driven with Flash calibration bits which are programmed during chip production.

The user can adjust the trimming of the 4/8/12 MHz fast RC oscillator through this register in order to obtain more accurate frequency (to compensate derating factors such as temperature and voltage).

In order to calibrate the oscillator lower frequency, SEL4 must be set to 1 and a good frequency value must be configured in CAL4. Likewise, SEL8/12 must be set to 1 and a trim value must be configured in CAL8/12 in order to adjust the other frequencies of the oscillator.

It is possible to adjust the oscillator frequency while operating from this clock. For example, when running on lowest frequency it is possible to change the CAL4 value if SEL4 is set in PMC OCR.

It is possible to restart, at anytime, a measurement of the main frequency by means of the RCMEAS bit in Main Clock Frequency Register (CKGR_MCFR). Thus, when MAINFRDY flag reads 1, another read access on Main Clock Frequency Register (CKGR_MCFR) provides an image of the frequency of the main clock on MAINF field. The software can calculate the error with an expected frequency and correct the CAL4 (or CAL8/CAL12) field accordingly. This may be used to compensate frequency drift due to derating factors such as temperature and/or voltage.

28.5.3 3 to 20 MHz Crystal or Ceramic Resonator-based Oscillator

After reset, the 3 to 20 MHz crystal or ceramic resonator-based oscillator is disabled and it is not selected as the source of MAINCK.

The user can select the 3 to 20 MHz crystal or ceramic resonator-based oscillator to be the source of MAINCK, as it provides a more accurate frequency. The software enables or disables the main oscillator so as to reduce power consumption by clearing the MOSCXTEN bit in the Main Oscillator Register (CKGR_MOR).

When disabling the main oscillator by clearing the MOSCXTEN bit in CKGR_MOR, the MOSCXTS bit in PMC_SR is automatically cleared, indicating the main clock is off.

When enabling the main oscillator, the user must initiate the main oscillator counter with a value corresponding to the start-up time of the oscillator. This start-up time depends on the crystal frequency connected to the oscillator.

When the MOSCXTEN bit and the MOSCXTST are written in CKGR_MOR to enable the main oscillator, the XIN and XOUT pins are automatically switched into oscillator mode and MOSCXTS bit in the Power Management



Controller Status Register (PMC_SR) is cleared and the counter starts counting down on the slow clock divided by 8 from the MOSCXTST value. Since the MOSCXTST value is coded with 8 bits, the maximum start-up time is about 62 ms.

When the counter reaches 0, the MOSCXTS bit is set, indicating that the main clock is valid. Setting the MOSCXTS bit in PMC_IMR can trigger an interrupt to the processor.

28.5.4 Main Clock Oscillator Selection

The user can select either the 4/8/12 MHz fast RC oscillator or the 3 to 20 MHz crystal or ceramic resonator-based oscillator to be the source of main clock.

The advantage of the 4/8/12 MHz fast RC oscillator is that it provides fast start-up time, this is why it is selected by default (to start up the system) and when entering wait mode.

The advantage of the 3 to 20 MHz crystal or ceramic resonator-based oscillator is that it is very accurate.

The selection is made by writing the MOSCSEL bit in the Main Oscillator Register (CKGR_MOR). The switch of the main clock source is glitch free, so there is no need to run out of SLCK, PLLACK in order to change the selection. The MOSCSELS bit of the Power Management Controller Status Register (PMC_SR) indicates when the switch sequence is done.

Setting the MOSCSELS bit in PMC_IMR can trigger an interrupt to the processor.

Enabling the fast RC oscillator (MOSCRCEN = 1) and changing the fast RC frequency (MOSCCRF) at the same time is not allowed.

The fast RC must be enabled first and its frequency changed in a second step.

28.5.5 Switching Main Clock between the Main RC Oscillator and Fast Crystal Oscillator

Both sources must be enabled during the switchover operation. Only after completion can the unused oscillator be disabled. If switching to fast crystal oscillator, the clock presence must first be checked according to what is described in Section 28.5.6 "Software Sequence to Detect the Presence of Fast Crystal" because the source may not be reliable (crystal failure or bypass on a non-existent clock).

28.5.6 Software Sequence to Detect the Presence of Fast Crystal

The frequency meter carried on the CKGR_MCFR register is operating on the selected main clock and not on the fast crystal clock nor on the fast RC oscillator clock.

Therefore, to check for the presence of the fast crystal clock, it is necessary to have the main clock (MAINCK) driven by the fast crystal clock (MOSCSEL=1).

The following software sequence order must be followed:

- MCK must select the slow clock (CSS=0 in the PMC MCKR register).
- Wait for the MCKRDY flag in the PMC SR register to be 1.
- The fast crystal must be enabled by programming 1 in the MOSCXTEN field in the CKGR_MOR register with the MOSCXTST field being programmed to the appropriate value (see the Electrical Characteristics chapter).
- Wait for the MOSCXTS flag to be 1 in the PMC_SR register to get the end of a start-up period of the fast crystal oscillator.
- Then, MOSCSEL must be programmed to 1 in the CKGR_MOR register to select fast main crystal oscillator for the main clock.
- MOSCSEL must be read until its value equals 1.
- Then the MOSCSELS status flag must be checked in the PMC SR register.

At this point, 2 cases may occur (either MOSCSELS = 0 or MOSCSELS = 1).



- If MOSCSELS = 1, there is a valid crystal connected and its frequency can be determined by initiating a frequency measure by programming RCMEAS in the CKGR MCFR register.
- If MOSCSELS = 0, there is no fast crystal clock (either no crystal connected or a crystal clock out of specification).
 - A frequency measure can reinforce this status by initiating a frequency measure by programming RCMEAS in the CKGR_MCFR register.
- If MOSCSELS=0, the selection of the main clock must be programmed back to the main RC oscillator by writing MOSCSEL to 0 prior to disabling the fast crystal oscillator.
- If MOSCSELS=0, the crystal oscillator can be disabled (MOSCXTEN=0 in the CKGR MOR register).

28.5.7 Main Clock Frequency Counter

The device features a main clock frequency counter that provides the frequency of the main clock.

The main clock frequency counter is reset and starts incrementing at the main clock speed after the next rising edge of the slow clock in the following cases:

- When the 4/8/12 MHz fast RC oscillator clock is selected as the source of main clock and when this oscillator becomes stable (i.e., when the MOSCRCS bit is set)
- When the 3 to 20 MHz crystal or ceramic resonator-based oscillator is selected as the source of main clock and when this oscillator becomes stable (i.e., when the MOSCXTS bit is set)
- When the main clock oscillator selection is modified
- When the RCMEAS bit of CKGR_MFCR is written to 1.

Then, at the 16th falling edge of slow clock, the MAINFRDY bit in the Clock Generator Main Clock Frequency Register (CKGR_MCFR) is set and the counter stops counting. Its value can be read in the MAINF field of CKGR_MCFR and gives the number of main clock cycles during 16 periods of slow clock, so that the frequency of the 4/8/12 MHz fast RC oscillator or 3 to 20 MHz crystal or ceramic resonator-based oscillator can be determined.




28.6 Divider and PLL Block

The device features two divider/two PLL Blocks that permit a wide range of frequencies to be selected on either the master clock, the processor clock or the programmable clock outputs. Additionally, they provide a 48 MHz signal to the embedded USB device port regardless of the frequency of the main clock.

Figure 28-4 shows the block diagram of the dividers and PLL blocks.

Figure 28-4. Dividers and PLL Block Diagram



28.6.1 Divider and Phase Lock Loop Programming

The divider can be set between 1 and 255 in steps of 1. When a divider field (DIV) is set to 0, the output of the corresponding divider and the PLL output is a continuous signal at level 0. On reset, each DIV field is set to 0, thus the corresponding PLL input clock is set to 0.

The PLLs (PLLA, PLLB) allow multiplication of the divider's outputs. The PLL clock signal has a frequency that depends on the respective source signal frequency and on the parameters DIV (DIVA, DIVB) and MUL (MULA, MULB). The factor applied to the source signal frequency is (MUL + 1)/DIV. When MUL is written to 0 or DIV=0,the PLL is disabled and its power consumption is saved. Re-enabling the PLL can be performed by writing a value higher than 0 in the MUL field and DIV higher than 0.

Whenever the PLL is re-enabled or one of its parameters is changed, the LOCK (LOCKA, LOCKB) bit in PMC_SR is automatically cleared. The values written in the PLLCOUNT field (PLLACOUNT, PLLBCOUNT) in CKGR_PLLR (CKGR_PLLAR, CKGR_PLLBR) are loaded in the PLL counter. The PLL counter then decrements at the speed of the Slow Clock until it reaches 0. At this time, the LOCK bit is set in PMC_SR and can trigger an interrupt to the



processor. The user has to load the number of Slow Clock cycles required to cover the PLL transient time into the PLLCOUNT field.

The PLL clock can be divided by 2 by writing the PLLDIV2 (PLLADIV2, PLLBDIV2) bit in PMC Master Clock Register (PMC_MCKR).

It is forbidden to change the 4/8/12 MHz fast RC oscillator, or the main selection in CKGR_MOR register while the master clock source is the PLL and the PLL reference clock is the fast RC oscillator.

The user must:

- Switch on the main RC oscillator by writing 1 in CSS field of PMC_MCKR.
- Change the frequency (MOSCRCF) or oscillator selection (MOSCSEL) in CKGR_MOR.
- Wait for MOSCRCS (if frequency changes) or MOSCSELS (if oscillator selection changes) in PMC_SR.
- Disable and then enable the PLL (LOCK in PMC_IDR and PMC_IER).
- Wait for LOCK flag in PMC_SR.
- Switch back to PLL by writing the appropriate value to CSS field of PMC_MCKR.



29. Power Management Controller (PMC)

29.1 Description

The Power Management Controller (PMC) optimizes power consumption by controlling all system and user peripheral clocks. The PMC enables/disables the clock inputs to many of the peripherals and the Cortex-M4 processor.

The Supply Controller selects between the 32 kHz RC oscillator or the slow crystal oscillator. The unused oscillator is disabled automatically so that power consumption is optimized.

By default, at start-up the chip runs out of the master clock using the fast RC oscillator running at 4 MHz.

The user can trim the 8 and 12 MHz RC oscillator frequencies by software.

29.2 Embedded Characteristics

The Power Management Controller provides the following clocks:

- MCK, the Master Clock, programmable from a few hundred Hz to the maximum operating frequency of the device. It is available to the modules running permanently, such as the Enhanced Embedded Flash Controller.
- Processor Clock (HCLK), automatically switched off when entering the processor in Sleep Mode.
- Free running processor Clock (FCLK)
- The Cortex-M4 SysTick external clock
- UDP Clock (UDPCK), required by USB Device Port operations.
- Peripheral Clocks, typically MCK, provided to the embedded peripherals (USART, SPI, TWI, TC, etc.) and independently controllable. In order to reduce the number of clock names in a product, the Peripheral Clocks are named MCK in the product datasheet.
- Programmable Clock Outputs can be selected from the clocks provided by the clock generator and driven on the PCKx pins.
- Write Protected Registers


The Power Management Controller also provides the following operations on clocks:

- A main crystal oscillator clock failure detector.
- A frequency counter on main clock and an on-the-fly adjustable main RC oscillator frequency.



29.3 Block Diagram

Figure 29-1. General Clock Block Diagram



29.4 Master Clock Controller

The Master Clock Controller provides selection and division of the master clock (MCK). MCK is the clock provided to all the peripherals. The master clock is selected from one of the clocks provided by the Clock Generator.


Selecting the slow clock provides a slow clock signal to the whole device. Selecting the main clock saves power consumption of the PLLs. The Master Clock Controller is made up of a clock selector and a prescaler.

The master clock selection is made by writing the CSS field (Clock Source Selection) in PMC_MCKR (Master Clock Register). The prescaler supports the division by a power of 2 of the selected clock between 1 and 64, and the division by 3. The PRES field in PMC_MCKR programs the prescaler.

Each time PMC_MCKR is written to define a new master clock, the MCKRDY bit is cleared in PMC_SR. It reads 0 until the master clock is established. Then, the MCKRDY bit is set and can trigger an interrupt to the processor. This feature is useful when switching from a high-speed clock to a lower one to inform the software when the change is actually done.



Figure 29-2. Master Clock Controller



29.5 Processor Clock Controller

The PMC features a Processor Clock Controller (HCLK) that implements the processor sleep mode. The processor clock can be disabled by executing the WFI (WaitForInterrupt) or the WFE (WaitForEvent) processor instruction while the LPM bit is at 0 in the PMC Fast Start-up Mode Register (PMC FSMR).

The processor clock HCLK is enabled after a reset and is automatically re-enabled by any enabled interrupt. The processor sleep mode is achieved by disabling the processor clock, which is automatically re-enabled by any enabled fast or normal interrupt, or by the reset of the product.

When processor sleep mode is entered, the current instruction is finished before the clock is stopped, but this does not prevent data transfers from other masters of the system bus.

29.6 SysTick Clock

The SysTick calibration value is fixed to 12500 which allows the generation of a time base of 1 ms with SysTick clock to the maximum frequency on MCK divided by 8.


29.7 USB Clock Controller

The user can select the PLLA or the PLLB output as the USB source clock by writing the USBS bit in PMC_USB. If using the USB, the user must program the PLL to generate an appropriate frequency depending on the USBDIV bit in PMC_USB.

When the PLL output is stable, i.e., the LOCK bit is set:

the USB device clock can be enabled by setting the UDP bit in PMC_SCER. To save power on this
peripheral when it is not used, the user can set the UDP bit in PMC_SCDR. The UDP bit in PMC_SCSR
gives the activity of this clock. The USB device port requires both the 48 MHz signal and the master clock.
The master clock may be controlled by means of the Master Clock Controller.

Figure 29-3. USB Clock Controller



29.8 Peripheral Clock Controller

The Power Management Controller controls the clocks of each embedded peripheral by means of the Peripheral Clock Controller. The user can individually enable and disable the clock on the peripherals.



The user can also enable and disable these clocks by writing Peripheral Clock Enable 0 (PMC_PCER0), Peripheral Clock Disable 0 (PMC_PCDR0), Peripheral Clock Enable 1 (PMC_PCER1) and Peripheral Clock Disable 1 (PMC_PCDR1) registers. The status of the peripheral clock activity can be read in the Peripheral Clock Status Register (PMC_PCSR0) and Peripheral Clock Status Register (PMC_PCSR1).

When a peripheral clock is disabled, the clock is immediately stopped. The peripheral clocks are automatically disabled after a reset.

To stop a peripheral, it is recommended that the system software wait until the peripheral has executed its last programmed operation before disabling the clock. This is to avoid data corruption or erroneous behavior of the system.

The bit number within the Peripheral Clock Control registers (PMC_PCER0-1, PMC_PCDR0-1, and PMC_PCSR0-1) is the Peripheral Identifier defined at the product level. The bit number corresponds to the interrupt source number assigned to the peripheral.

29.9 Free-Running Processor Clock

The free-running processor clock (FCLK) used for sampling interrupts and clocking debug blocks ensures that interrupts can be sampled, and sleep events can be traced, while the processor is sleeping. It is connected to master clock (MCK).

29.10 Programmable Clock Output Controller

The PMC controls 3 signals to be output on external pins, PCKx. Each signal can be independently programmed via the Programmable Clock Registers (PMC PCKx).

PCKx can be independently selected between the slow clock (SLCK), the main clock (MAINCK), the PLLA clock (PLLACK), the PLLB clock (PLLBCK), and the master clock (MCK) by writing the CSS field in PMC_PCKx. Each output signal can also be divided by a power of 2 between 1 and 64 by writing the PRES (Prescaler) field in PMC_PCKx.

Each output signal can be enabled and disabled by writing 1 in the corresponding bit, PCKx of PMC_SCER and PMC_SCDR, respectively. Status of the active programmable output clocks are given in the PCKx bits of PMC_SCSR (System Clock Status Register).

Moreover, like the PCK, a status bit in PMC_SR indicates that the programmable clock is actually what has been programmed in the programmable clock registers.

As the Programmable Clock Controller does not manage with glitch prevention when switching clocks, it is strongly recommended to disable the programmable clock before any configuration change and to re-enable it after the change is actually performed.

29.11 Fast Startup

The device allows the processor to restart in less than 10 microseconds while the device exits Wait Mode only if the C-code function managing the wait mode entry and exit is linked to and executed from on-chip SRAM.

The fast start-up time cannot be achieved when the first instruction after an exit is located in the embedded Flash. If fast startup is not required or if the first instruction after a wait mode exit is located in embedded Flash, see Section 29.12 "Start-up from Embedded Flash".

Prior to instructing the device to enter wait mode, the internal sources of wake-up must be cleared. It must be verified that none of the enabled external wake-up inputs (WKUP) hold an active polarity.

The system enters wait mode either by setting the WAITMODE bit in the PMC Clock Generator Main Oscillator Register (CKGR_MOR), or by executing the WaitForEvent (WFE) instruction of the processor while the LPM bit is at 1 in the PMC Fast Start-up Mode Register (PMC_FSMR). Immediately after setting the WAITMODE bit or using the WFE instruction, wait for the MCKRDY bit to be set in PMC_SR.



A fast startup is enabled upon the detection of a programmed level on one of the 16 wake-up inputs (WKUP) or upon an active alarm from the RTC, RTT and USB Controller. The polarity of the 16 wake-up inputs is programmable by writing the PMC Fast Start-up Polarity Register (PMC FSPR).


The fast start-up circuitry, as shown in Figure 29-4, is fully asynchronous and provides a fast start-up signal to the Power Management Controller. As soon as the fast start-up signal is asserted, the embedded 4/8/12 MHz fast RC oscillator restarts automatically.

When entering wait mode, the embedded Flash can be placed in one of the low-power modes (deep-power-down or standby) depending on the configuration of the FLPM field in the PMC_FSMR. The FLPM field can be programmed at anytime and its value will be applied to the next wait mode period.

The power consumption reduction is optimal when configuring 1 (deep-power-down mode) in field FLPM. If 0 is programmed (standby mode), the power consumption is slightly higher than in deep-power-down mode.

When programming 2 in field FLPM, the wait mode Flash power consumption is equivalent to that of the active mode when there is no read access on the Flash.

Figure 29-4. Fast Start-up Circuitry



Each wake-up input pin and alarm can be enabled to generate a fast start-up event by setting the corresponding bit in the Fast Start-up Mode Register (PMC_FSMR).

The user interface does not provide any status for fast start-up, but the user can easily recover this information by reading the PIO Controller and the status registers of the RTC, RTT and USB Controller.

29.12 Start-up from Embedded Flash

The inherent start-up time of the embedded Flash cannot provide a fast start-up of the system.



If system fast start-up time is not required, the first instruction after a wait mode exit can be located in the embedded Flash. Under these conditions, prior to entering wait mode, the Flash controller must be programmed to perform access in 0 wait-state (see Flash controller section).

The procedure and conditions to enter wait mode and the circuitry to exit wait mode are strictly the same as fast start-up (see Section 29.11 "Fast Startup").

29.13 Main Clock Failure Detector

The clock failure detector monitors the main crystal oscillator or ceramic resonator-based oscillator to identify an eventual failure of this oscillator.

The clock failure detector can be enabled or disabled by bit CFDEN in the PMC Clock Generator Main Oscillator Register (CKGR_MOR). After a VDDCORE reset, the detector is disabled. However, if the oscillator is disabled (MOSCXTEN = 0), the detector is disabled too.


The clock failure detection must be enabled only when system clock MCK selects the fast RC oscillator. The status register (PMC_SR) must be read two slow clock cycles after enabling the clock failure detector. Then, MCK can select another clock source by programming the CSS field in PMC MCKR.

A failure is detected by means of a counter incrementing on the main oscillator clock edge and timing logic clocked on the slow RC oscillator controlling the counter. Thus, the slow RC oscillator must be enabled.

The counter is cleared when the slow RC oscillator clock signal is low and enabled when the signal is high. Thus the failure detection time is 1 slow RC oscillator clock period. If, during the high level period of the slow RC oscillator clock signal, less than 8 fast crystal oscillator clock periods have been counted, then a failure is reported.

If a failure of the main oscillator is detected, bit CFDEV in the PMC Status Register (PMC_SR) indicates a failure event and generates an interrupt if the corresponding interrupt source is enabled. The interrupt remains active until a read occurs in the PMC_SR. The user can know the status of the clock failure detection at any time by reading the CFDS bit in the PMC_SR.

Figure 29-5. Clock Failure Detection (Example)



Note: ratio of clock periods is for illustration purposes only

If the main oscillator is selected as the source clock of MAINCK (MOSCSEL in CKGR_MOR = 1), and if the master clock source is PLLACKor PLLBCK (CSS = 2 or 3), a clock failure detection automatically forces MAINCK to be the source clock for the master clock (MCK). Then, regardless of the PMC configuration, a clock failure detection automatically forces the fast RC oscillator to be the source clock for MAINCK. If the fast RC oscillator is disabled when a clock failure detection occurs, it is automatically re-enabled by the clock failure detection mechanism.

It takes 2 slow RC oscillator clock cycles to detect and switch from the main oscillator, to the fast RC oscillator if the source master clock (MCK) is main clock (MAINCK), or three slow clock RC oscillator cycles if the source of MCK is PLLACKor PLLBCK.

A clock failure detection activates a fault output that is connected to the Pulse Width Modulator (PWM) Controller. With this connection, the PWM controller is able to force its outputs and to protect the driven device, if a clock failure is detected.

The user can know the status of the clock failure detector at any time by reading the FOS bit in the PMC_SR register.

This fault output remains active until the defect is detected and until it is cleared by the bit FOCLR in the PMC Fault Output Clear Register (PMC_FOCR).

29.14 Programming Sequence

- 1. If the fast crystal oscillator is not required, PLL and Divider can be directly configured (Step 6.) else the fast crystal oscillator must be started (Step 2.).
- 2. Enable the fast crystal oscillator:

The fast crystal oscillator is enabled by setting the MOSCXTEN field in the Main Oscillator Register (CKGR_MOR). The user can define a start-up time. This can be achieved by writing a value in the MOSCXTST field in CKGR_MOR. Once this register has been correctly configured, the user must wait for MOSCXTS field in the PMC_SR register to be set. This can be done either by polling MOSCXTS in the PMC_SR, or by waiting for the interrupt line to be raised if the associated interrupt source (MOSCXTS) has been enabled in the PMC_IER.

- 3. Switch the MAINCK to the main crystal oscillator by setting MOSCSEL in CKGR MOR.
- 4. Wait for the MOSCSELS to be set in PMC_SR to ensure the switchover is complete.
- 5. Check the main clock frequency:

This main clock frequency can be measured via the Main Clock Frequency Register (CKGR_MCFR).

Read the CKGR_MCFR until the MAINFRDY field is set, after which the user can read the MAINF field in CKGR_MCFR by performing an additional read. This provides the number of main clock cycles that have been counted during a period of 16 slow clock cycles.

If MAINF = 0, switch the MAINCK to the Fast RC Oscillator by clearing MOSCSEL in CKGR_MOR. If MAINF \neq 0, proceed to Step 6.

6. Set PLLx and Divider (if not required, proceed to Step 7.):

In the names PLLx, DIVx, MULx, LOCKx, PLLxCOUNT, and CKGR PLLxR, 'x' represents A or B.

All parameters needed to configure PLLx and the divider are located in CKGR PLLxR register.

The DIVx field is used to control the divider itself. This parameter can be programmed between 0 and 127. Divider output is divider input divided by DIVx parameter. By default, DIVx field is set to 0 which means that the divider and PLLx are turned off.

The MULx field is the PLLx multiplier factor. This parameter can be programmed between 0 and 62. If MULx is set to 0, PLLx will be turned off, otherwise the PLLx output frequency is PLLx input frequency multiplied by (MULx + 1).

The PLLxCOUNT field specifies the number of slow clock cycles before the LOCKx bit is set in the PMC_SR after CKGR_PLLxR has been written.

Once the CKGR_PLLxR register has been written, the user must wait for the LOCKx bit to be set in the PMC_SR. This can be done either by polling LOCKx in the PMC_SR or by waiting for the interrupt line to be raised if the associated interrupt source (LOCKx) has been enabled in the PMC_IER. All fields in CKGR_PLLxR can be programmed in a single write operation. If at some stage one of the following parameters, MULx or DIVx is modified, the LOCKx bit goes low to indicate that PLLx is not yet ready. When PLLx is locked, LOCKx is set again. The user must wait for the LOCKx bit to be set before using the PLLx output clock.



7. Select the master clock and processor clock

The master clock and the processor clock are configurable via the PMC_MCKR.

The CSS field is used to select the clock source of the master clock and processor clock dividers. By default, the selected clock source is the main clock.

The PRES field is used to define the processor clock and master clock prescaler. The user can choose between different values (1, 2, 3, 4, 8, 16, 32, 64). Prescaler output is the selected clock source frequency divided by the PRES value.

Once the PMC_MCKR has been written, the user must wait for the MCKRDY bit to be set in the PMC_SR. This can be done either by polling MCKRDY in the PMC_SR or by waiting for the interrupt line to be raised if the associated interrupt source (MCKRDY) has been enabled in the PMC_IER.

The PMC_MCKR must not be programmed in a single write operation. The programming sequence for PMC_MCKR is as follows:

- If a new value for CSS field corresponds to PLL clock,
 - Program the PRES field in PMC_MCKR.
 - Wait for the MCKRDY bit to be set in PMC SR.
 - Program the CSS field in PMC_MCKR.
 - Wait for the MCKRDY bit to be set in PMC_SR.
- If a new value for CSS field corresponds to main clock or slow clock,
 - Program the CSS field in PMC_MCKR.
 - Wait for the MCKRDY bit to be set in the PMC_SR.
 - Program the PRES field in PMC_MCKR.
 - Wait for the MCKRDY bit to be set in PMC_SR.

If at some stage parameters CSS or PRES is modified, the MCKRDY bit goes low to indicate that the master clock and the processor clock are not yet ready. The user must wait for MCKRDY bit to be set again before using the master and processor clocks.

Note: IF PLLx clock was selected as the master clock and the user decides to modify it by writing in CKGR_PLLxR, the MCKRDY flag will go low while PLLx is unlocked. Once PLLx is locked again, LOCKx goes high and MCKRDY is set. While PLLx is unlocked, the master clock selection is automatically changed to slow clock for PLLA and main clock for PLLB. For further information, see Section 29.15.2 "Clock Switching Waveforms".

Code Example:

```
write_register(PMC_MCKR,0x00000001)
wait (MCKRDY=1)
write_register(PMC_MCKR,0x00000011)
wait (MCKRDY=1)
```

The master clock is main clock divided by 2.

8. Select the programmable clocks

Programmable clocks are controlled via registers, PMC SCER, PMC SCDR and PMC SCSR.

Programmable clocks can be enabled and/or disabled via PMC_SCER and PMC_SCDR. 3 programmable clocks can be used. The PMC_SCSR indicates which programmable clock is enabled. By default all programmable clocks are disabled.

PMC PCKx registers are used to configure programmable clocks.

The CSS field is used to select the programmable clock divider source. Several clock options are available: main clock, slow clock, master clock, PLLACK, PLLBCK. The slow clock is the default clock source.



The PRES field is used to control the programmable clock prescaler. It is possible to choose between different values (1, 2, 4, 8, 16, 32, 64). Programmable clock output is prescaler input divided by PRES parameter. By default, the PRES value is set to 0 which means that PCKx is equal to slow clock.

Once PMC_PCKx register has been configured, the corresponding programmable clock must be enabled and the user is constrained to wait for the PCKRDYx bit to be set in the PMC_SR. This can be done either by polling PCKRDYx in the PMC_SR or by waiting for the interrupt line to be raised if the associated interrupt source (PCKRDYx) has been enabled in the PMC_IER. All parameters in PMC_PCKx can be programmed in a single write operation.

If the CSS and PRES parameters are to be modified, the corresponding programmable clock must be disabled first. The parameters can then be modified. Once this has been done, the user must re-enable the programmable clock and wait for the PCKRDYx bit to be set.

9. Enable the peripheral clocks

Once all of the previous steps have been completed, the peripheral clocks can be enabled and/or disabled via registers PMC PCER0, PMC PCER, PMC PCDR0 and PMC PCDR.

29.15 Clock Switching Details

29.15.1 Master Clock Switching Timings

Table 29-1 and Table 29-2 give the worst case timings required for the master clock to switch from one selected clock to another one. This is in the event that the prescaler is de-activated. When the prescaler is activated, an additional time of 64 clock cycles of the newly selected clock has to be added.

Table 29-1. Clock Switching Timings (Worst Case)

Fro m	Main Clock	SLCK	PLL Clock
То			
Main		4 x SLCK +	3 x PLL Clock +
Clock	_	2.5 x Main Clock	4 x SLCK + 1 x Main Clock
SLCK	0.5 x Main Clock + 4.5 x SLCK	-	3 x PLL Clock + 5 x SLCK
PLL Clock	0.5 x Main Clock + 4 x SLCK + PLLCOUNT x SLCK + 2.5 x PLLx Clock	2.5 x PLL Clock + 5 x SLCK + PLLCOUNT x SLCK	2.5 x PLL Clock + 4 x SLCK + PLLCOUNT x SLCK

Notes: 1. PLL designates either the PLLA or the PLLB Clock.

2. PLLCOUNT designates either PLLACOUNT or PLLBCOUNT.



Table 29-2. Clock Switching Timings between Two PLLs (Worst Case)

Fro m	PLLA Clock	PLLB Clock		
То				
PLLA Clock	2.5 x PLLA Clock + 4 x SLCK + PLLACOUNT x SLCK	3 x PLLA Clock + 4 x SLCK + 1.5 x PLLA Clock		
PLLB Clock	3 x PLLB Clock + 4 x SLCK + 1.5 x PLLB Clock	2.5 x PLLB Clock + 4 x SLCK + PLLBCOUNT x SLCK		

29.15.2 Clock Switching Waveforms

Figure 29-6. Switch Master Clock from Slow Clock to PLLx Clock




Figure 29-7. Switch Master Clock from Main Clock to Slow Clock




Figure 29-8. Change PLLx Programming







Figure 29-9. Programmable Clock Output Programming



29.16 Register Write Protection

To prevent any single software error from corrupting PMC behavior, certain registers in the address space can be write-protected by setting the WPEN bit in the "PMC Write Protection Mode Register" (PMC_WPMR).

If a write access to a write-protected register is detected, the WPVS flag in the "PMC Write Protection Status Register" (PMC_WPSR) is set and the field WPVSRC indicates the register in which the write access has been attempted.

The WPVS bit is automatically cleared after reading the PMC_WPSR.

The following registers can be write-protected:

- "PMC System Clock Enable Register"
- "PMC System Clock Disable Register"
- "PMC Peripheral Clock Enable Register 0"
- "PMC Peripheral Clock Disable Register 0"
- "PMC Clock Generator Main Oscillator Register"
- "PMC Clock Generator PLLA Register"
- "PMC Clock Generator PLLB Register"
- "PMC Master Clock Register"
- "PMC USB Clock Register"
- "PMC Programmable Clock Register"
- "PMC Fast Start-up Mode Register"
- "PMC Fast Start-up Polarity Register"
- "PMC Peripheral Clock Enable Register 1"
- "PMC Peripheral Clock Disable Register 1"
- "PMC Oscillator Calibration Register"



29.17 Power Management Controller (PMC) User Interface

Table 29-3. Register Mapping

Offset	Register	Name	Access	Reset
0x0000	System Clock Enable Register	PMC_SCER	Write-only	_
0x0004	System Clock Disable Register	PMC_SCDR	Write-only	_
0x0008	System Clock Status Register	PMC_SCSR	Read-only	0x0000_0001
0x000C	Reserved	-	-	_
0x0010	Peripheral Clock Enable Register 0	PMC_PCER0	Write-only	_
0x0014	Peripheral Clock Disable Register 0	PMC_PCDR0	Write-only	_
0x0018	Peripheral Clock Status Register 0	PMC_PCSR0	Read-only	0x0000_0000
0x001C	Reserved	-	_	_
0x0020	Main Oscillator Register	CKGR_MOR	Read/Write	0x0000_0008
0x0024	Main Clock Frequency Register	CKGR_MCFR	Read/Write	0x0000_0000
0x0028	PLLA Register	CKGR_PLLAR	Read/Write	0x0000_3F00
0x002C	PLLB Register	CKGR_PLLBR	Read/Write	0x0000_3F00
0x0030	Master Clock Register	PMC_MCKR	Read/Write	0x0000_0001
0x0034	Reserved	-	-	_
0x0038	USB Clock Register	PMC_USB	Read/Write	0x0000_0000
0x003C	Reserved	-	_	_
0x0040	Programmable Clock 0 Register	PMC_PCK0	Read/Write	0x0000_0000
0x0044	Programmable Clock 1 Register	PMC_PCK1	Read/Write	0x0000_0000
0x0048	Programmable Clock 2 Register	PMC_PCK2	Read/Write	0x0000_0000
0x004C - 0x005C	Reserved	-	_	_
0x0060	Interrupt Enable Register	PMC_IER	Write-only	_
0x0064	Interrupt Disable Register	PMC_IDR	Write-only	_
0x0068	Status Register	PMC_SR	Read-only	0x0001_0008
0x006C	Interrupt Mask Register	PMC_IMR	Read-only	0x0000_0000
0x0070	Fast Start-up Mode Register	PMC_FSMR	Read/Write	0x0000_0000
0x0074	Fast Start-up Polarity Register	PMC_FSPR	Read/Write	0x0000_0000
0x0078	Fault Output Clear Register	PMC_FOCR	Write-only	_
0x007C- 0x00E0	Reserved	_	_	_
0x00E4	Write Protection Mode Register	PMC_WPMR	Read/Write	0x0
0x00E8	Write Protection Status Register	PMC_WPSR	Read-only	0x0
0x00EC-0x00FC	Reserved	_	_	
0x0100	Peripheral Clock Enable Register 1	PMC_PCER1	Write-only	_
0x0104	Peripheral Clock Disable Register 1	PMC_PCDR1	Write-only	_
0x0108	Peripheral Clock Status Register 1	PMC_PCSR1	Read-only	0x0000_0000
0x010C	Reserved	_	_	_

Table 29-3. Register Mapping

Offset	Register	Name	Access	Reset
0x0110	Oscillator Calibration Register	PMC_OCR	Read/Write	0x0040_4040
0114 - 0x120	Reserved	-	_	_
0134 - 0x144	Reserved	-	_	_

Note: If an offset is not listed in the table it must be considered as "reserved".



29.17.1 PMC System Clock Enable Register

Name: PMC_SCER
Address: 0x400E0400
Access: Write-only

Access:	Write-only						
31	30	29	28	27	26	25	24
_	-	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
_	_	_	_	_	PCK2	PCK1	PCK0
7	6	5	4	3	2	1	0
UDP	_	_	_	_	_	_	_

This register can only be written if the WPEN bit is cleared in "PMC Write Protection Mode Register" .

• UDP: USB Device Port Clock Enable

0: No effect.

1: Enables the 48 MHz clock (UDPCK) of the USB Device Port.

• PCKx: Programmable Clock x Output Enable

0: No effect.

1: Enables the corresponding Programmable Clock output.

29.17.2 PMC System Clock Disable Register

Name: PMC_SCDR
Address: 0x400E0404
Access: Write-only

Access:	Write-only						
31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	-	_	_	_	_	_	-
15	14	13	12	11	10	9	8
_	_	_	_	_	PCK2	PCK1	PCK0
7	6	5	4	3	2	1	0
UDP	_	_	_	_	_	_	_

This register can only be written if the WPEN bit is cleared in "PMC Write Protection Mode Register" .

• UDP: USB Device Port Clock Disable

0: No effect.

1: Disables the 48 MHz clock (UDPCK) of the USB Device Port.

• PCKx: Programmable Clock x Output Disable

0: No effect.

1: Disables the corresponding Programmable Clock output.



29.17.3 PMC System Clock Status Register

Name: PMC_SCSR
Address: 0x400E0408
Access: Read-only

Access:	Read-only						
31	30	29	28	27	26	25	24
_	_	-	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	-	_	_	_	_	_
15	14	13	12	11	10	9	8
_	_	-	_	_	PCK2	PCK1	PCK0
7	6	5	4	3	2	1	0
UDP	_	_	_	_	_	_	_

• UDP: USB Device Port Clock Status

0: The 48 MHz clock (UDPCK) of the USB Device Port is disabled.

1: The 48 MHz clock (UDPCK) of the USB Device Port is enabled.

• PCKx: Programmable Clock x Output Status

0: The corresponding Programmable Clock output is disabled.

1: The corresponding Programmable Clock output is enabled.

29.17.4 PMC Peripheral Clock Enable Register 0

Name: PMC_PCER0
Address: 0x400E0410
Access: Write-only

7100000.	vviito orny						
31	30	29	28	27	26	25	24
PID31	PID30	PID29	PID28	PID27	PID26	PID25	PID24
23	22	21	20	19	18	17	16
PID23	PID22	PID21	PID20	PID19	PID18	PID17	PID16
<u> </u>				-			<u> </u>
15	14	13	12	11	10	9	8
PID15	PID14	PID13	PID12	PID11	PID10	PID9	PID8
				•		•	
7	6	5	4	3	2	1	0
_	_	_	_	-	_	-	_

This register can only be written if the WPEN bit is cleared in "PMC Write Protection Mode Register" .

• PIDx: Peripheral Clock x Enable

0: No effect.

Note: To get PIDx, refer to identifiers as defined in the section "Peripheral Identifiers" in the product datasheet. Other peripherals can be enabled in PMC_PCER1 (Section 29.17.23 "PMC Peripheral Clock Enable Register 1").

Note: Programming the control bits of the Peripheral ID that are not implemented has no effect on the behavior of the PMC.



^{1:} Enables the corresponding peripheral clock.

29.17.5 PMC Peripheral Clock Disable Register 0

Name: PMC_PCDR0
Address: 0x400E0414
Access: Write-only

Access.	vviite-only						
31	30	29	28	27	26	25	24
PID31	PID30	PID29	PID28	PID27	PID26	PID25	PID24
23	22	21	20	19	18	17	16
PID23	PID22	PID21	PID20	PID19	PID18	PID17	PID16
		-	-	-	-	-	-
15	14	13	12	11	10	9	8
PID15	PID14	PID13	PID12	PID11	PID10	PID9	PID8
7	6	5	4	3	2	1	0
_	_	_	_	_	_	_	_
_	_	_	-	_	-	-	_

This register can only be written if the WPEN bit is cleared in "PMC Write Protection Mode Register" .

• PIDx: Peripheral Clock x Disable

0: No effect.

Note: To get PIDx, refer to identifiers as defined in the section "Peripheral Identifiers" in the product datasheet. Other peripherals can be disabled in PMC_PCDR1 (Section 29.17.24 "PMC Peripheral Clock Disable Register 1").

^{1:} Disables the corresponding peripheral clock.

29.17.6 PMC Peripheral Clock Status Register 0

Name: PMC_PCSR0
Address: 0x400E0418
Access: Read-only

31	30	29	28	27	26	25	24
PID31	PID30	PID29	PID28	PID27	PID26	PID25	PID24
23	22	21	20	19	18	17	16
PID23	PID22	PID21	PID20	PID19	PID18	PID17	PID16
_	-	-	-	-	-		-
15	14	13	12	11	10	9	8
PID15	PID14	PID13	PID12	PID11	PID10	PID9	PID8
7	6	5	4	3	2	1	0
_	_	_	_	_	_	_	_

• PIDx: Peripheral Clock x Status

0: The corresponding peripheral clock is disabled.

Note: To get PIDx, refer to identifiers as defined in the section "Peripheral Identifiers" in the product datasheet. Other peripherals status can be read in PMC_PCSR1 (Section 29.17.25 "PMC Peripheral Clock Status Register 1").



^{1:} The corresponding peripheral clock is enabled.

29.17.7 PMC Clock Generator Main Oscillator Register

CKGR MOR

Name:

Maille.	ORGIN_WOR						
Address:	0x400E0420						
Access:	Read/Write						
31	30	29	28	27	26	25	24
_	_	_	_	_	_	CFDEN	MOSCSEL
	-		-	-	-		
23	22	21	20	19	18	17	16
			K	EY			
'-							_
15	14	13	12	11	10	9	8
			MOSO	CXTST			
7	6	5	4	3	2	1	0

MOSCRCEN

WAITMODE

MOSCXTBY

MOSCXTEN

This register can only be written if the WPEN bit is cleared in "PMC Write Protection Mode Register".

MOSCXTEN: Main Crystal Oscillator Enable

A crystal must be connected between XIN and XOUT.

0: The Main Crystal Oscillator is disabled.

1: The Main Crystal Oscillator is enabled. MOSCXTBY must be set to 0.

MOSCRCF

When MOSCXTEN is set, the MOSCXTS flag is set once the Main Crystal Oscillator start-up time is achieved.

MOSCXTBY: Main Crystal Oscillator Bypass

0: No effect.

_

1: The Main Crystal Oscillator is bypassed. MOSCXTEN must be set to 0. An external clock must be connected on XIN.

When MOSCXTBY is set, the MOSCXTS flag in PMC_SR is automatically set.

Clearing MOSCXTEN and MOSCXTBY bits allows resetting the MOSCXTS flag.

• WAITMODE: Wait Mode Command

0: No effect.

1: Enters the device in Wait Mode.

Note: The WAITMODE bit is write-only.

MOSCRCEN: Main On-Chip RC Oscillator Enable

0: The Main On-Chip RC Oscillator is disabled.

1: The Main On-Chip RC Oscillator is enabled.

When MOSCRCEN is set, the MOSCRCS flag is set once the Main On-Chip RC Oscillator start-up time is achieved.

• MOSCRCF: Main On-Chip RC Oscillator Frequency Selection

At start-up, the Main On-Chip RC Oscillator frequency is 4 MHz.

Value	Name	Description
0x0	4_MHz	The Fast RC Oscillator Frequency is at 4 MHz (default)
0x1	8_MHz	The Fast RC Oscillator Frequency is at 8 MHz
0x2	12_MHz	The Fast RC Oscillator Frequency is at 12 MHz

Note: MOSCRCF must be changed only if MOSCRCS is set in the PMC_SR register. Therefore MOSCRCF and MOSCRCEN cannot be changed at the same time.

• MOSCXTST: Main Crystal Oscillator Start-up Time

Specifies the number of Slow Clock cycles multiplied by 8 for the Main Crystal Oscillator start-up time.

KEY: Write Access Password

Value	Name	Description
0x37 PASSWD	PASSWD	Writing any other value in this field aborts the write operation.
0.37	FASSWD	Always reads as 0.

MOSCSEL: Main Oscillator Selection

0: The Main On-Chip RC Oscillator is selected.

1: The Main Crystal Oscillator is selected.

• CFDEN: Clock Failure Detector Enable

0: The Clock Failure Detector is disabled.

1: The Clock Failure Detector is enabled.

Note: 1. The slow RC oscillator must be enabled when the CFDEN is enabled.

- 2. The clock failure detection must be enabled only when system clock MCK selects the fast RC Oscillator.
- 3. Then the status register must be read 2 slow clock cycles after enabling.



29.17.8 PMC Clock Generator Main Clock Frequency Register

CKCD MCED

Name .

Name:	CKGR_MCFR						
Address:	0x400E0424						
Access:	Read/Write						
31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	_	RCMEAS	_	_	_	MAINFRDY
15	14	13	12	11	10	9	8
	MAINF						
7	6	5	4	3	2	1	0
			MAI	NF			

This register can only be written if the WPEN bit is cleared in "PMC Write Protection Mode Register".

MAINF: Main Clock Frequency

Gives the number of Main Clock cycles within 16 Slow Clock periods.

MAINFRDY: Main Clock Ready

0: MAINF value is not valid or the Main Oscillator is disabled or a measure has just been started by means of RCMEAS.

1: The Main Oscillator has been enabled previously and MAINF value is available.

Note: To ensure that a correct value is read on the MAINF field, the MAINFRDY flag must be read at 1 then another read access must be performed on the register to get a stable value on the MAINF field.

RCMEAS: RC Oscillator Frequency Measure (write-only)

0: No effect.

1: Restarts measuring of the main RC frequency. MAINF will carry the new frequency as soon as a low to high transition occurs on the MAINFRDY flag.

The measure is performed on the main frequency (i.e. not limited to RC oscillator only), but if the main clock frequency source is the fast crystal oscillator, the restart of measuring is not needed because of the well known stability of crystal oscillators.

29.17.9 PMC Clock Generator PLLA Register

Name: CKGR_PLLAR
Address: 0x400E0428
Access: Read/Write

Access:	Read/Write						
31	30	29	28	27	26	25	24
_	-	ONE	-	-		MULA	
23	22	21	20	19	18	17	16
			MU	LA			
15	14	13	12	11	10	9	8
_	– PLLACOUNT						
7	6	5	4	3	2	1	0
	DIVA						

Possible limitations on PLLA input frequencies and multiplier factors should be checked before using the PMC.

Warning: Bit 29 must always be set to 1 when programming the CKGR_PLLAR register.

This register can only be written if the WPEN bit is cleared in "PMC Write Protection Mode Register".

• DIVA: PLLA Front_End Divider

0: Divider output is stuck at 0 and PLLA is disabled.

1: Divider is bypassed (divide by 1) PLLA is enabled

2 up to 255 = clock is divided by DIVA

• PLLACOUNT: PLLA Counter

Specifies the number of Slow Clock cycles before the LOCKA bit is set in PMC_SR after CKGR_PLLAR is written.

• MULA: PLLA Multiplier

0: The PLLA is deactivated (PLLA also disabled if DIVA = 0).

4 up to 62 = The PLLA Clock frequency is the PLLA input frequency multiplied by MULA + 1.

• ONE: Must Be Set to 1

Bit 29 must always be set to 1 when programming the CKGR_PLLAR register.



29.17.10PMC Clock Generator PLLB Register

Name: CKGR_PLLBR
Address: 0x400E042C
Access: Read/Write

Access.	rtead/vviite						
31	30	29	28	27	26	25	24
_	_	_	_	_		MULB	
23	22	21	20	19	18	17	16
			MU	LB			
15	14	13	12	11	10	9	8
_	_			PLLBC	OUNT		
7	6	5	4	3	2	1	0
	DIVB						

Possible limitations on PLLB input frequencies and multiplier factors should be checked before using the PMC.

This register can only be written if the WPEN bit is cleared in "PMC Write Protection Mode Register".

• DIVB: PLLB Front-End Divider

0: Divider output is stuck at 0 and PLLB is disabled.

1= Divider is bypassed (divide by 1)

2 up to 255 = clock is divided by DIVB

• PLLBCOUNT: PLLB Counter

Specifies the number of Slow Clock cycles before the LOCKB bit is set in PMC_SR after CKGR_PLLBR is written.

• MULB: PLLB Multiplier

0: The PLLB is deactivated (PLLB also disabled if DIVB = 0).

4 up to 62 = The PLLB Clock frequency is the PLLB input frequency multiplied by MULB + 1.

29.17.11PMC Master Clock Register

Name: PMC_MCKR
Address: 0x400E0430
Access: Read/Write

Access:	Read/Write						
31	30	29	28	27	26	25	24
_	-	-	-	_	-	-	-
23	22	21	20	19	18	17	16
_	-	_	-	_	_	_	_
15	14	13	12	11	10	9	8
_	_	PLLBDIV2	PLLADIV2	_	_	_	_
7	6	5	4	3	2	1	0
_		PRES		_	_	CS	SS

This register can only be written if the WPEN bit is cleared in "PMC Write Protection Mode Register" .

• CSS: Master Clock Source Selection

Value	Name	Description
0	SLOW_CLK	Slow Clock is selected
1	MAIN_CLK	Main Clock is selected
2	PLLA_CLK	PLLA Clock is selected
3	PLLB_CLK	PLLBClock is selected

• PRES: Processor Clock Prescaler

Value	Name	Description
0	CLK_1	Selected clock
1	CLK_2	Selected clock divided by 2
2	CLK_4	Selected clock divided by 4
3	CLK_8	Selected clock divided by 8
4	CLK_16	Selected clock divided by 16
5	CLK_32	Selected clock divided by 32
6	CLK_64	Selected clock divided by 64
7	CLK_3	Selected clock divided by 3

• PLLADIV2: PLLA Divisor by 2

PLLADIV2	PLLA Clock Division	
0	PLLA clock frequency is divided by 1.	
1	PLLA clock frequency is divided by 2.	



• PLLBDIV2: PLLB Divisor by 2

PLLBDIV2	PLLB Clock Division	
0	PLLB clock frequency is divided by 1.	
1	PLLB clock frequency is divided by 2.	

29.17.12PMC USB Clock Register

Name: PMC_USB
Address: 0x400E0438
Access: Read/Write

Access:	Read/Write						
31	30	29	28	27	26	25	24
_		_	_	-	_	_	_
23	22	21	20	19	18	17	16
_	-	_	_	_	_	_	_
15	14	13	12	11	10	9	8
_	_	_	_		USE	BDIV	
7	6	5	4	3	2	1	0
_	_	_	-	-	_	_	USBS

This register can only be written if the WPEN bit is cleared in "PMC Write Protection Mode Register" .

• USBS: USB Input Clock Selection

0: USB Clock Input is PLLA.

1: USB Clock Input is PLLB

• USBDIV: Divider for USB Clock

USB Clock is Input clock divided by USBDIV+1.



29.17.13PMC Programmable Clock Register

Name: PMC_PCKx Address: 0x400E0440 Access: Read/Write

CSS

This register can only be written if the WPEN bit is cleared in "PMC Write Protection Mode Register" .

• CSS: Master Clock Source Selection

Value	Name	Description
0	SLOW_CLK	Slow Clock is selected
1	MAIN_CLK	Main Clock is selected
2	PLLA_CLK	PLLA Clock is selected
3	PLLB_CLK	PLLB Clock is selected
4	MCK	Master lock is sel € cted

PRES

• PRES: Programmable Clock Prescaler

Value	Name	Description
0	CLK_1	Selected clock
1	CLK_2	Selected clock divided by 2
2	CLK_4	Selected clock divided by 4
3	CLK_8	Selected clock divided by 8
4	CLK_16	Selected clock divided by 16
5	CLK_32	Selected clock divided by 32
6	CLK_64	Selected clock divided by 64

29.17.14PMC Interrupt Enable Register

Name: PMC_IER
Address: 0x400E0460
Access: Write-only

Access:	Write-only						
31	30	29	28	27	26	25	24
_	-	-	-	-	-	-	-
23	22	21	20	19	18	17	16
_	-	_	_	-	CFDEV	MOSCRCS	MOSCSELS
15	14	13	12	11	10	9	8
15	14	13 I _	12		PCKRDY2	PCKRDY1	PCKRDY0
			_	_	TORRE	TORRE	TORRETO
7	6	5	4	3	2	1	0
_	_	_	_	MCKRDY	LOCKB	LOCKA	MOSCXTS

• MOSCXTS: Main Crystal Oscillator Status Interrupt Enable

• LOCKA: PLLA Lock Interrupt Enable

• LOCKB: PLLB Lock Interrupt Enable

• MCKRDY: Master Clock Ready Interrupt Enable

• PCKRDYx: Programmable Clock Ready x Interrupt Enable

• MOSCSELS: Main Oscillator Selection Status Interrupt Enable

MOSCRCS: Main On-Chip RC Status Interrupt Enable

• CFDEV: Clock Failure Detector Event Interrupt Enable



29.17.15PMC Interrupt Disable Register

Name: PMC_IDR
Address: 0x400E0464
Access: Write-only

viile-only						
30	29	28	27	26	25	24
_	_	_	_	_	-	_
22	21	20	19	18	17	16
-	-	-	_	CFDEV	MOSCRCS	MOSCSELS
14	13	12	11	10	9	8
_	_	_	_	PCKRDY2	PCKRDY1	PCKRDY0
6	5	4	3	2	1	0
_	_	_	MCKRDY	LOCKB	LOCKA	MOSCXTS
	30 - 22 - 14 -	30 29 22 21 14 13	30 29 28 22 21 20 14 13 12	30 29 28 27 - - - - 22 21 20 19 - - - - 14 13 12 11 - - - -	30 29 28 27 26 - - - - - 22 21 20 19 18 - - - - CFDEV 14 13 12 11 10 - - - PCKRDY2 6 5 4 3 2	30 29 28 27 26 25 - - - - - - 22 21 20 19 18 17 - - - - CFDEV MOSCRCS 14 13 12 11 10 9 - - - - PCKRDY1 6 5 4 3 2 1

• MOSCXTS: Main Crystal Oscillator Status Interrupt Disable

• LOCKA: PLLA Lock Interrupt Disable

• LOCKB: PLLB Lock Interrupt Disable

• MCKRDY: Master Clock Ready Interrupt Disable

• PCKRDYx: Programmable Clock Ready x Interrupt Disable

• MOSCSELS: Main Oscillator Selection Status Interrupt Disable

MOSCRCS: Main On-Chip RC Status Interrupt Disable

• CFDEV: Clock Failure Detector Event Interrupt Disable

29.17.16PMC Status Register

Name: PMC_SR Address: 0x400E0468

Access: Read-only

	•						
31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
	-	-	-	-	-		-
23	22	21	20	19	18	17	16
_	_	_	FOS	CFDS	CFDEV	MOSCRCS	MOSCSELS
	-	-	-	-	-	-	-
15	14	13	12	11	10	9	8
_	_	_	_	_	PCKRDY2	PCKRDY1	PCKRDY0
7	6	5	4	3	2	1	0
OSCSELS	_	_	_	MCKRDY	LOCKB	LOCKA	MOSCXTS

MOSCXTS: Main XTAL Oscillator Status

0: Main XTAL oscillator is not stabilized.

1: Main XTAL oscillator is stabilized.

LOCKA: PLLA Lock Status

0: PLLA is not locked

1: PLLA is locked.

LOCKB: PLLB Lock Status

0: PLLB is not locked

1: PLLB is locked.

• MCKRDY: Master Clock Status

0: Master Clock is not ready.

1: Master Clock is ready.

OSCSELS: Slow Clock Oscillator Selection

0: Internal slow clock RC oscillator is selected.

1: External slow clock 32 kHz oscillator is selected.

• PCKRDYx: Programmable Clock Ready Status

0: Programmable Clock x is not ready.

1: Programmable Clock x is ready.

• MOSCSELS: Main Oscillator Selection Status

0: Selection is in progress.

1: Selection is done.



• MOSCRCS: Main On-Chip RC Oscillator Status

- 0: Main on-chip RC oscillator is not stabilized.
- 1: Main on-chip RC oscillator is stabilized.

• CFDEV: Clock Failure Detector Event

- 0: No clock failure detection of the fast crystal oscillator clock has occurred since the last read of PMC_SR.
- 1: At least one clock failure detection of the fast crystal oscillator clock has occurred since the last read of PMC_SR.

• CFDS: Clock Failure Detector Status

- 0: A clock failure of the fast crystal oscillator clock is not detected.
- 1: A clock failure of the fast crystal oscillator clock is detected.

• FOS: Clock Failure Detector Fault Output Status

- 0: The fault output of the clock failure detector is inactive.
- 1: The fault output of the clock failure detector is active.



29.17.17PMC Interrupt Mask Register

Name: PMC_IMR
Address: 0x400E046C

Access:	Read-only						
31	30	29	28	27	26	25	24
_	_	_	-	_	-	-	-
23	22	21	20	19	18	17	16
_	_	_	-	_	CFDEV	MOSCRCS	MOSCSELS
15	14	13	12	11	10	9	8
_	_	_	-	_	PCKRDY2	PCKRDY1	PCKRDY0
7	6	5	4	3	2	1	0
_	_	_	_	MCKRDY	LOCKB	LOCKA	MOSCXTS

• MOSCXTS: Main Crystal Oscillator Status Interrupt Mask

LOCKA: PLLA Lock Interrupt Mask

LOCKB: PLLB Lock Interrupt Mask

• MCKRDY: Master Clock Ready Interrupt Mask

• PCKRDYx: Programmable Clock Ready x Interrupt Mask

• MOSCSELS: Main Oscillator Selection Status Interrupt Mask

MOSCRCS: Main On-Chip RC Status Interrupt Mask

• CFDEV: Clock Failure Detector Event Interrupt Mask



29.17.18PMC Fast Start-up Mode Register

Name: PMC_FSMR
Address: 0x400E0470
Access: Read/Write

Access:	Read/Write						
31	30	29	28	27	26	25	24
_	-	-	_	_	-	-	-
23	22	21	20	19	18	17	16
_	FL	PM	LPM	_	USBAL	RTCAL	RTTAL
	-		-	•	-	-	-
15	14	13	12	11	10	9	8
FSTT15	FSTT14	FSTT13	FSTT12	FSTT11	FSTT10	FSTT9	FSTT8
7	6	5	4	3	2	1	0
FSTT7	FSTT6	FSTT5	FSTT4	FSTT3	FSTT2	FSTT1	FSTT0
FSTT7			FSTT4		FSTT2	FSTT1	

This register can only be written if the WPEN bit is cleared in "PMC Write Protection Mode Register".

• FSTT0 - FSTT15: Fast Start-up Input Enable 0 to 15

0: The corresponding wake-up input has no effect on the Power Management Controller.

1: The corresponding wake-up input enables a fast restart signal to the Power Management Controller.

RTTAL: RTT Alarm Enable

0: The RTT alarm has no effect on the Power Management Controller.

1: The RTT alarm enables a fast restart signal to the Power Management Controller.

• RTCAL: RTC Alarm Enable

0: The RTC alarm has no effect on the Power Management Controller.

1: The RTC alarm enables a fast restart signal to the Power Management Controller.

• USBAL: USB Alarm Enable

0: The USB alarm has no effect on the Power Management Controller.

1: The USB alarm enables a fast restart signal to the Power Management Controller.

• LPM: Low-power Mode

0: The WaitForInterrupt (WFI) or the WaitForEvent (WFE) instruction of the processor makes the processor enter Sleep Mode.

1: The WaitForEvent (WFE) instruction of the processor makes the system to enter in Wait Mode.

FLPM: Flash Low-power Mode

Value	Name	Description
0	FLASH_STANDBY	Flash is in Standby Mode when system enters Wait Mode
1	FLASH_DEEP_POWERDOWN	Flash is in deep-power-down mode when system enters Wait Mode
2	FLASH_IDLE	idle mode



29.17.19PMC Fast Start-up Polarity Register

Name: PMC_FSPR
Address: 0x400E0474
Access: Read/Write

31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	-	-	-	_	_	_



15	14	13	12	11	10	9	8
FSTP15	FSTP14	FSTP13	FSTP12	FSTP11	FSTP10	FSTP9	FSTP8
7	6	5	4	3	2	1	0
FSTP7	FSTP6	FSTP5	FSTP4	FSTP3	FSTP2	FSTP1	FSTP0

This register can only be written if the WPEN bit is cleared in "PMC Write Protection Mode Register" .

• FSTPx: Fast Start-up Input Polarityx

Defines the active polarity of the corresponding wake-up input. If the corresponding wake-up input is enabled and at the FSTP level, it enables a fast restart signal.

29.17.20PMC Fault Output Clear Register

Name: PMC_FOCR
Address: 0x400E0478

Access: Write-only

Access:	Write-only						
31	30	29	28	27	26	25	24
_	-	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	-	-	-	_	-	-	_
15	14	13	12	11	10	9	8
_	_	-	_	-	-	_	_
7	6	5	4	3	2	1	0
_	_	_	_	_	_	_	FOCLR

• FOCLR: Fault Output Clear

Clears the clock failure detector fault output.



29.17.21PMC Write Protection Mode Register

Name: PMC_WPMR
Address: 0x400E04E4
Access: Read/Write
Reset: See Table 29-3

Meser.	See Table 29-3						
31	30	29	28	27	26	25	24
			WP	KEY			
23	22	21	20	19	18	17	16
			WP	KEY			
15	14	13	12	11	10	9	8
			WP	KEY			
7	6	5	4	3	2	1	0
_	_	_	_	-	_	_	WPEN

• WPEN: Write Protection Enable

0: Disables the write protection if WPKEY corresponds to 0x504D43 ("PMC" in ASCII).

See Section 29.16 "Register Write Protection" for the list of registers that can be write-protected.

• WPKEY: Write Protection Key

Value	Name	Description
0x504D43	PASSWD	Writing any other value in this field aborts the write operation of the WPEN bit. Always reads as 0.

^{1:} Enables the write protection if WPKEY corresponds to 0x504D43 ("PMC" in ASCII).

29.17.22PMC Write Protection Status Register

Name: PMC_WPSR
Address: 0x400E04E8
Access: Read-only

Reset: See Table 29-3

31	30	29	28	27	26	25	24			
_	_	_	_	_	_	_	_			
23	22	21	20	19	18	17	16			
	WPVSRC									
15	14	13	12	11	10	9	8			
			WPV	'SRC						
7	6	5	4	3	2	1	0			
_	_	-	_	_	_	_	WPVS			

• WPVS: Write Protection Violation Status

0: No write protection violation has occurred since the last read of the PMC_WPSR.

• WPVSRC: Write Protection Violation Source

When WPVS = 1, WPVSRC indicates the register address offset at which a write access has been attempted.



^{1:} A write protection violation has occurred since the last read of the PMC_WPSR. If this violation is an unauthorized attempt to write a protected register, the associated violation is reported into field WPVSRC.

29.17.23PMC Peripheral Clock Enable Register 1

Name: PMC_PCER1
Address: 0x400E0500
Access: Write-only

Access:	Write-only						
31	30	29	28	27	26	25	24
_	_	_	_	-	_	_	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
_	_	_	_	_	_	_	_
7	6	5	4	3	2	1	0
_	_	_	_	_	PID34	PID33	PID32

This register can only be written if the WPEN bit is cleared in "PMC Write Protection Mode Register" .

• PIDx: Peripheral Clock x Enable

0: No effect.

Notes: 1. To get PIDx, refer to identifiers as defined in the section "Peripheral Identifiers" in the product datasheet.

2. Programming the control bits of the Peripheral ID that are not implemented has no effect on the behavior of the PMC.

^{1:} Enables the corresponding peripheral clock.

29.17.24PMC Peripheral Clock Disable Register 1

Name: PMC_PCDR1
Address: 0x400E0504
Access: Write-only

Access:	Write-only						
31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	_	_	-	-	-	-
<u></u>							
15	14	13	12	11	10	9	8
_	_	_	_	_	_	_	_
7	6	5	4	3	2	1	0
_	_	_	_	_	PID34	PID33	PID32

This register can only be written if the WPEN bit is cleared in "PMC Write Protection Mode Register" .

• PIDx: Peripheral Clock x Disable

0: No effect.

Note: To get PIDx, refer to identifiers as defined in the section "Peripheral Identifiers" in the product datasheet.



^{1:} Disables the corresponding peripheral clock.

29.17.25PMC Peripheral Clock Status Register 1

 Name:
 PMC_PCSR1

 Address:
 0x400E0508

 Access:
 Read-only

ACCESS.	Reau-only						
31	30	29	28	27	26	25	24
_	_	_	_	_	ı	ı	_
23	22	21	20	19	18	17	16
_	_	_	_	_	-	_	_
15	14	13	12	11	10	9	8
_	_	_	_	_	ı	ı	_
•							
7	6	5	4	3	2	1	0
_	_	_	_	_	PID34	PID33	PID32

• PIDx: Peripheral Clock x Status

0: The corresponding peripheral clock is disabled.

Note: To get PIDx, refer to identifiers as defined in the section "Peripheral Identifiers" in the product datasheet.

^{1:} The corresponding peripheral clock is enabled.

29.17.26PMC Oscillator Calibration Register

Name: PMC_OCR
Address: 0x400E0510
Access: Read/Write

Access.	read/vine						
31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
SEL12				CAL12			
15	14	13	12	11	10	9	8
SEL8				CAL8			
7	6	5	4	3	2	1	0
SEL4				CAL4			

This register can only be written if the WPEN bit is cleared in "PMC Write Protection Mode Register".

• CAL4: RC Oscillator Calibration bits for 4 MHz

Calibration bits applied to the RC Oscillator when SEL4 is set.

• SEL4: Selection of RC Oscillator Calibration bits for 4 MHz

0: Default value stored in Flash memory.

1: Value written by user in CAL4 field of this register.

CAL8: RC Oscillator Calibration bits for 8 MHz

Calibration bits applied to the RC Oscillator when SEL8 is set.

• SEL8: Selection of RC Oscillator Calibration bits for 8 MHz

0: Factory determined value stored in Flash memory.

1: Value written by user in CAL8 field of this register.

• CAL12: RC Oscillator Calibration bits for 12 MHz

Calibration bits applied to the RC Oscillator when SEL12 is set.

• SEL12: Selection of RC Oscillator Calibration bits for 12 MHz

0: Factory determined value stored in Flash memory.

1: Value written by user in CAL12 field of this register.



30. Chip Identifier (CHIPID)

30.1 Description

Chip Identifier (CHIPID) registers permit recognition of the device and its revision. These registers provide the sizes and types of the on-chip memories, as well as the set of embedded peripherals.

Two chip identifier registers are embedded: CHIPID_CIDR (Chip ID Register) and CHIPID_EXID (Extension ID). Both registers contain a hard-wired value that is read-only. The first register contains the following fields:

- EXT shows the use of the extension identifier register
- NVPTYP and NVPSIZ identifies the type of embedded non-volatile memory and its size
- ARCH identifies the set of embedded peripherals
- SRAMSIZ indicates the size of the embedded SRAM
- EPROC indicates the embedded ARM processor
- VERSION gives the revision of the silicon

The second register is device-dependent and reads 0 if the bit EXT is 0.

30.2 Embedded Characteristics

- Chip ID Registers
 - Identification of the Device Revision, Sizes of the Embedded Memories, Set of Peripherals,
 Embedded Processor

Table 30-1. SAM4S Chip IDs Registers

Chip Name	CHIPID_CIDR	CHIPID_EXID
SAM4SD32C (Rev A)	0x29A7_0EE0	0x0
SAM4SD32B (Rev A)	0x2997_0EE0	0x0
SAM4SD16C (Rev A)	0x29A7_0CE0	0x0
SAM4SD16B (Rev A)	0x2997_0CE0	0x0
SAM4SA16C (Rev A)	0x28A7_0CE0	0x0
SAM4SA16B (Rev A)	0x2897_0CE0	0x0
SAM4S16B (Rev A)	0x289C_0CE0	0x0
SAM4S16C (Rev A)	0x28AC_0CE0	0x0
SAM4S8B (Rev A)	0x289C_0AE0	0x0
SAM4S8C (Rev A)	0x28AC_0AE0	0x0
SAM4S4C (Rev A)	0x28AB_09E0	0x0
SAM4S4B (Rev A)	0x289B_09E0	0x0
SAM4S4A (Rev A)	0x288B_09E0	0x0
SAM4S2C (Rev A)	0x28AB_07E0	0x0
SAM4S2B (Rev A)	0x289B_07E0	0x0
SAM4S2A (Rev A)	0x288B_07E0	0x0

30.3 Chip Identifier (CHIPID) User Interface

Table 30-2. Register Mapping

Offset	Register	Name	Access	Reset
0x0	Chip ID Register	CHIPID_CIDR	Read-only	_
0x4	Chip ID Extension Register	CHIPID_EXID	Read-only	_



30.3.1 Chip ID Register

Name: CHIPID_CIDR
Address: 0x400E0740
Access: Read-only

	•						
31	30	29	28	27	26	25	24
EXT		NVPTYP			AR	CH	
23	22	21	20	19	18	17	16
	AR	CH			SRA	MSIZ	
15	14	13	12	11	10	9	8
	NVP	SIZ2			NVF	PSIZ	
7	6	5	4	3	2	1	0
	EPROC				VERSION		

• VERSION: Version of the Device

Current version of the device.

• EPROC: Embedded Processor

Value	Name	Description
1	ARM946ES	ARM946ES
2	ARM7TDMI	ARM7TDMI
3	CM3	Cortex-M3
4	ARM920T	ARM920T
5	ARM926EJS	ARM926EJS
6	CA5	Cortex-A5
7	CM4	Cortex-M4

• NVPSIZ: Nonvolatile Program Memory Size

Value	Name	Description
0	NONE	None
1	8K	8 bytes K
2	16K	16 Kbytes
3	32K	32 Kbytes
4	-	Reserved
5	64K	64 Kbytes
6	-	Reserved
7	128K	128 Kbytes
8	-	Reserved
9	256K	256 Kbytes
10	512K	512 Kbytes
11	-	Reserved

Value	Name	Description
12	1024K	1024 Kbytes
13	-	Reserved
14	2048K	2048 Kbytes
15	-	Reserved

• NVPSIZ2: Second Nonvolatile Program Memory Size

Value	Name	Description
0	NONE	None
1	8K	8 bytes K
2	16K	16 Kbytes
3	32K	32 Kbytes
4	_	Reserved
5	64K	64 Kbytes
6	_	Reserved
7	128K	128 Kbytes
8	_	Reserved
9	256K	256 Kbytes
10	512K	512 Kbytes
11	_	Reserved
12	1024K	1024 Kbytes
13	_	Reserved
14	2048K	2048 Kbytes
15	_	Reserved

• SRAMSIZ: Internal SRAM Size

Value	Name	Description
0	48K	48 Kbytes
1	192K	192 Kbytes
2	2K	2 bytes K
3	6K	6 bytes K
4	24K	24 Kbytes
5	4K	4 bytes K
6	80K	80 Kbytes
7	160K	160 Kbytes
8	8K	8 bytes K
9	16K	16 Kbytes
10	32K	32 Kbytes
11	64K	64 Kbytes
12	128K	128 Kbytes



Value	Name	Description
13	256K	256 Kbytes
14	96K	96 Kbytes
15	512K	512 Kbytes

• ARCH: Architecture Identifier

Value	Name	Description
0x88	SAM4SxA	SAM4SxA (48-pin version)
0x89	SAM4SxB	SAM4SxB (64-pin version)
0x8A	SAM4SxC	SAM4SxC (100-pin version)

• NVPTYP: Nonvolatile Program Memory Type

Value	Name	Description
0	ROM	ROM
1	ROMLESS	ROMless or on-chip Flash
4	SRAM	SRAM emulating ROM
2	FLASH	Embedded Flash Memory
		ROM and Embedded Flash Memory
3	ROM_FLASH	NVPSIZ is ROM size
		 NVPSIZ2 is Flash size

• EXT: Extension Flag

0 = Chip ID has a single register definition without extension.

1 = An extended Chip ID exists.

30.3.2 Chip ID Extension Register

Name: CHIPID_EXID
Address: 0x400E0744
Access: Read-only

A	66 6 33.	Reau-only						
	31	30	29	28	27	26	25	24
	EXID							
	23	22	21	20	19	18	17	16
	EXID							
	15	14	13	12	11	10	9	8
	EXID							
	7	6	5	4	2	2	1	0

EXID

• EXID: Chip ID Extension

Reads 0 if the EXT bit in CHIPID_CIDR is 0.



31. Parallel Input/Output Controller (PIO)

31.1 Description

The Parallel Input/Output Controller (PIO) manages up to 32 fully programmable input/output lines. Each I/O line may be dedicated as a general-purpose I/O or be assigned to a function of an embedded peripheral. This assures effective optimization of the pins of the product.

Each I/O line is associated with a bit number in all of the 32-bit registers of the 32-bit wide user interface.

Each I/O line of the PIO Controller features:

- An input change interrupt enabling level change detection on any I/O line.
- Additional Interrupt modes enabling rising edge, falling edge, low-level or high-level detection on any I/O line.
- A glitch filter providing rejection of glitches lower than one-half of PIO clock cycle.
- A debouncing filter providing rejection of unwanted pulses from key or push button operations.
- Multi-drive capability similar to an open drain I/O line.
- Control of the pull-up and pull-down of the I/O line.
- Input visibility and output control.

The PIO Controller also features a synchronous output providing up to 32 bits of data output in a single write operation.

An 8-bit parallel capture mode is also available which can be used to interface a CMOS digital image sensor, an ADC, a DSP synchronous port in synchronous mode, etc.

31.2 Embedded Characteristics

- Up to 32 Programmable I/O Lines
- Fully Programmable through Set/Clear Registers
- Multiplexing of Four Peripheral Functions per I/O Line
- For each I/O Line (Whether Assigned to a Peripheral or Used as General Purpose I/O)
 - Input Change Interrupt
 - Programmable Glitch Filter
 - Programmable Debouncing Filter
 - Multi-drive Option Enables Driving in Open Drain
 - Programmable Pull-Up on Each I/O Line
 - Pin Data Status Register, Supplies Visibility of the Level on the Pin at Any Time
 - Additional Interrupt Modes on a Programmable Event: Rising Edge, Falling Edge, Low-Level or High-Level
 - Lock of the Configuration by the Connected Peripheral
- Synchronous Output, Provides Set and Clear of Several I/O Lines in a Single Write
- Write Protect Registers
- Programmable Schmitt Trigger Inputs
- Parallel Capture Mode
 - Can Be Used to Interface a CMOS Digital Image Sensor, an ADC, etc.
 - One Clock, 8-bit Parallel Data and Two Data Enable on I/O Lines
 - Data Can be Sampled Every Other Time (For Chrominance Sampling Only)
 - Supports Connection of One Peripheral DMA Controller Channel (PDC) Which Offers Buffer Reception Without Processor Intervention



31.3 Block Diagram

Figure 31-1. Block Diagram




Table 31-1. Signal Description

Signal Name	Signal Description	Signal Type
PIODCCLK	Parallel Capture Mode Clock	Input
PIODC[7:0]	Parallel Capture Mode Data	Input
PIODCEN1	Parallel Capture Mode Data Enable 1	Input
PIODCEN2	Parallel Capture Mode Data Enable 2	Input



Figure 31-2. Application Block Diagram

Keyboard Driver	Control & Command	On-Chip Peripheral Drivers		
Reyboard Briver	Driver		On-Chip Peripherals	
PIO Controller				
Keyboard Driver	General Purpose I/Os		External Devices	

31.4 Product Dependencies

31.4.1 Pin Multiplexing

Each pin is configurable, depending on the product, as either a general-purpose I/O line only, or as an I/O line multiplexed with one or two peripheral I/Os. As the multiplexing is hardware defined and thus product-dependent, the hardware designer and programmer must carefully determine the configuration of the PIO Controllers required by their application. When an I/O line is general-purpose only, i.e. not multiplexed with any peripheral I/O, programming of the PIO Controller regarding the assignment to a peripheral has no effect and only the PIO Controller can control how the pin is driven by the product.

31.4.2 External Interrupt Lines

The interrupt signals FIQ and IRQ0 to IRQn are generally multiplexed through the PIO Controllers. However, it is not necessary to assign the I/O line to the interrupt function as the PIO Controller has no effect on inputs and the interrupt lines (FIQ or IRQs) are used only as inputs.

31.4.3 Power Management

The Power Management Controller controls the PIO Controller clock in order to save power. Writing any of the registers of the user interface does not require the PIO Controller clock to be enabled. This means that the configuration of the I/O lines does not require the PIO Controller clock to be enabled.

However, when the clock is disabled, not all of the features of the PIO Controller are available, including glitch filtering. Note that the input change interrupt, the interrupt modes on a programmable event and the read of the pin level require the clock to be validated.

After a hardware reset, the PIO clock is disabled by default.

The user must configure the Power Management Controller before any access to the input line information.

31.4.4 Interrupt Generation

For interrupt handling, the PIO Controllers are considered as user peripherals. This means that the PIO Controller interrupt lines are connected among the interrupt sources. Refer to the PIO Controller peripheral identifier in the product description to identify the interrupt sources dedicated to the PIO Controllers. Using the PIO Controller requires the Interrupt Controller to be programmed first.


The PIO Controller interrupt can be generated only if the PIO Controller clock is enabled.



31.5 Functional Description

The PIO Controller features up to 32 fully-programmable I/O lines. Most of the control logic associated to each I/O is represented in Figure 31-3. In this description each signal shown represents one of up to 32 possible indexes.

Figure 31-3. I/O Line Control Logic



31.5.1 Pull-up and Pull-down Resistor Control

Each I/O line is designed with an embedded pull-up resistor and an embedded pull-down resistor. The pull-up resistor can be enabled or disabled by writing to the Pull-up Enable register (PIO_PUER) or Pull-up Disable register (PIO_PUDR), respectively. Writing to these registers results in setting or clearing the corresponding bit in the Pull-up Status register (PIO_PUSR). Reading a one in PIO_PUSR means the pull-up is disabled and reading a zero means the pull-up is enabled. The pull-down resistor can be enabled or disabled by writing the Pull-down Enable register (PIO_PPDER) or the Pull-down Disable register (PIO_PPDDR), respectively. Writing in these registers results in setting or clearing the corresponding bit in the Pull-down Status register (PIO_PPDSR). Reading a one in PIO_PPDSR means the pull-up is disabled and reading a zero means the pull-down is enabled.

Enabling the pull-down resistor while the pull-up resistor is still enabled is not possible. In this case, the write of PIO_PPDER for the relevant I/O line is discarded. Likewise, enabling the pull-up resistor while the pull-down resistor is still enabled is not possible. In this case, the write of PIO_PUER for the relevant I/O line is discarded.

Control of the pull-up resistor is possible regardless of the configuration of the I/O line.

After reset, all of the pull-ups are enabled, i.e. PIO_PUSR resets at the value 0x0, and all the pull-downs are disabled, i.e. PIO_PDSR resets at the value 0xFFFFFFF.

31.5.2 I/O Line or Peripheral Function Selection

When a pin is multiplexed with one or two peripheral functions, the selection is controlled with the Enable register (PIO_PER) and the Disable register (PIO_PDR). The Status register (PIO_PSR) is the result of the set and clear registers and indicates whether the pin is controlled by the corresponding peripheral or by the PIO Controller. A value of zero indicates that the pin is controlled by the corresponding on-chip peripheral selected in the ABCD Select registers (PIO_ABCDSR1 and PIO_ABCDSR2). A value of one indicates the pin is controlled by the PIO Controller.

If a pin is used as a general-purpose I/O line (not multiplexed with an on-chip peripheral), PIO_PER and PIO_PDR have no effect and PIO_PSR returns a one for the corresponding bit.

After reset, the I/O lines are controlled by the PIO Controller, i.e. PIO_PSR resets at one. However, in some events, it is important that PIO lines are controlled by the peripheral (as in the case of memory chip select lines that must be driven inactive after reset, or for address lines that must be driven low for booting out of an external memory). Thus, the reset value of PIO_PSR is defined at the product level and depends on the multiplexing of the device.

31.5.3 Peripheral A or B or C or D Selection

The PIO Controller provides multiplexing of up to four peripheral functions on a single pin. The selection is performed by writing PIO_ABCDSR1 and PIO_ABCDSR2.

For each pin:

- The corresponding bit at level zero in PIO_ABCDSR1 and the corresponding bit at level zero in PIO_ABCDSR2 means peripheral A is selected.
- The corresponding bit at level one in PIO_ABCDSR1 and the corresponding bit at level zero in PIO_ABCDSR2 means peripheral B is selected.
- The corresponding bit at level zero in PIO_ABCDSR1 and the corresponding bit at level one in PIO_ABCDSR2 means peripheral C is selected.
- The corresponding bit at level one in PIO_ABCDSR1 and the corresponding bit at level zero in PIO_ABCDSR2 means peripheral D is selected.

Note that multiplexing of peripheral lines A, B, C and D only affects the output line. The peripheral input lines are always connected to the pin input.



Writing in PIO_ABCDSR1 and PIO_ABCDSR2 manages the multiplexing regardless of the configuration of the pin. However, assignment of a pin to a peripheral function requires a write in PIO_ABCDSR1 and PIO_ABCDSR2 in addition to a write in PIO_PDR.

After reset, PIO_ABCDSR1 and PIO_ABCDSR2 are zero, thus indicating that all the PIO lines are configured on peripheral A. However, peripheral A generally does not drive the pin as the PIO Controller resets in I/O line mode.

31.5.4 Output Control

When the I/O line is assigned to a peripheral function, i.e., the corresponding bit in PIO_PSR is at zero, the drive of the I/O line is controlled by the peripheral. Peripheral A or B or C or D depending on the value in PIO_ABCDSR1 and PIO_ABCDSR2 determines whether the pin is driven or not.

When the I/O line is controlled by the PIO Controller, the pin can be configured to be driven. This is done by writing the Output Enable register (PIO_OER) and Output Disable register (PIO_ODR). The results of these write operations are detected in the Output Status register (PIO_OSR). When a bit in this register is at zero, the corresponding I/O line is used as an input only. When the bit is at one, the corresponding I/O line is driven by the PIO Controller.

The level driven on an I/O line can be determined by writing in the Set Output Data register (PIO_SODR) and the Clear Output Data register (PIO_CODR). These write operations, respectively, set and clear the Output Data Status register (PIO_ODSR), which represents the data driven on the I/O lines. Writing in PIO_OER and PIO_ODR manages PIO_OSR whether the pin is configured to be controlled by the PIO Controller or assigned to a peripheral function. This enables configuration of the I/O line prior to setting it to be managed by the PIO Controller.

Similarly, writing in PIO_SODR and PIO_CODR affects PIO_ODSR. This is important as it defines the first level driven on the I/O line.

31.5.5 Synchronous Data Output

Clearing one or more PIO line(s) and setting another one or more PIO line(s) synchronously cannot be done by using PIO_SODR and PIO_CODR registers. It requires two successive write operations into two different registers. To overcome this, the PIO Controller offers a direct control of PIO outputs by single write access to PIO_ODSR. Only bits unmasked by the Output Write Status register (PIO_OWSR) are written. The mask bits in PIO_OWSR are set by writing to the Output Write Enable register (PIO_OWER) and cleared by writing to the Output Write Disable register (PIO_OWDR).

After reset, the synchronous data output is disabled on all the I/O lines as PIO_OWSR resets at 0x0.

31.5.6 Multi-Drive Control (Open Drain)

Each I/O can be independently programmed in open drain by using the multi-drive feature. This feature permits several drivers to be connected on the I/O line which is driven low only by each device. An external pull-up resistor (or enabling of the internal one) is generally required to guarantee a high level on the line.

The multi-drive feature is controlled by the Multi-driver Enable register (PIO_MDER) and the Multi-driver Disable register (PIO_MDDR). The multi-drive can be selected whether the I/O line is controlled by the PIO Controller or assigned to a peripheral function. The Multi-driver Status register (PIO_MDSR) indicates the pins that are configured to support external drivers.


After reset, the multi-drive feature is disabled on all pins, i.e. PIO_MDSR resets at value 0x0.

31.5.7 Output Line Timings

Figure 31-4 shows how the outputs are driven either by writing PIO_SODR or PIO_CODR, or by directly writing PIO_ODSR. This last case is valid only if the corresponding bit in PIO_OWSR is set. Figure 31-4 also shows when the feedback in the Pin Data Status register (PIO_PDSR) is available.



Figure 31-4. Output Line Timings



31.5.8 Inputs

The level on each I/O line can be read through PIO_PDSR. This register indicates the level of the I/O lines regardless of their configuration, whether uniquely as an input, or driven by the PIO Controller, or driven by a peripheral.

Reading the I/O line levels requires the clock of the PIO Controller to be enabled, otherwise PIO_PDSR reads the levels present on the I/O line at the time the clock was disabled.

31.5.9 Input Glitch and Debouncing Filters

Optional input glitch and debouncing filters are independently programmable on each I/O line.

The glitch filter can filter a glitch with a duration of less than 1/2 master clock (MCK) and the debouncing filter can filter a pulse of less than 1/2 period of a programmable divided slow clock.

The selection between glitch filtering or debounce filtering is done by writing in the PIO Input Filter Slow Clock Disable register (PIO_IFSCDR) and the PIO Input Filter Slow Clock Enable register (PIO_IFSCER). Writing PIO_IFSCDR and PIO_IFSCER, respectively, sets and clears bits in the Input Filter Slow Clock Status register (PIO_IFSCSR).

The current selection status can be checked by reading the register PIO IFSCSR.

- If PIO_IFSCSR[i] = 0: The glitch filter can filter a glitch with a duration of less than 1/2 master clock period.
- If PIO_IFSCSR[i] = 1: The debouncing filter can filter a pulse with a duration of less than 1/2 programmable divided slow clock period.

For the debouncing filter, the period of the divided slow clock is performed by writing in the DIV field of the Slow Clock Divider register (PIO SCDR.

Tdiv slclk = ((DIV+1)*2).Tslow clock

When the glitch or debouncing filter is enabled, a glitch or pulse with a duration of less than 1/2 selected clock cycle (selected clock represents MCK or divided slow clock depending on PIO_IFSCDR and PIO_IFSCER programming) is automatically rejected, while a pulse with a duration of one selected clock (MCK or divided slow clock) cycle or more is accepted. For pulse durations between 1/2 selected clock cycle and one selected clock cycle, the pulse may or may not be taken into account, depending on the precise timing of its occurrence. Thus for a pulse to be visible, it must exceed one selected clock cycle, whereas for a glitch to be reliably filtered out, its duration must not exceed 1/2 selected clock cycle.

The filters also introduce some latencies, illustrated in Figure 31-5 and Figure 31-6.



The glitch filters are controlled by the Input Filter Enable register (PIO_IFER), the Input Filter Disable register (PIO_IFDR) and the Input Filter Status register (PIO_IFSR). Writing PIO_IFER and PIO_IFDR respectively sets and clears bits in PIO_IFSR. This last register enables the glitch filter on the I/O lines.

When the glitch and/or debouncing filter is enabled, it does not modify the behavior of the inputs on the peripherals. It acts only on the value read in PIO_PDSR and on the input change interrupt detection. The glitch and debouncing filters require that the PIO Controller clock is enabled.

Figure 31-5. Input Glitch Filter Timing





Figure 31-6. Input Debouncing Filter Timing



31.5.10 Input Edge/Level Interrupt

The PIO Controller can be programmed to generate an interrupt when it detects an edge or a level on an I/O line. The Input Edge/Level interrupt is controlled by writing the Interrupt Enable register (PIO_IER) and the Interrupt Disable register (PIO_IDR), which enable and disable the input change interrupt respectively by setting and clearing the corresponding bit in the Interrupt Mask register (PIO_IMR). As input change detection is possible only by comparing two successive samplings of the input of the I/O line, the PIO Controller clock must be enabled. The Input Change interrupt is available regardless of the configuration of the I/O line, i.e. configured as an input only, controlled by the PIO Controller or assigned to a peripheral function.

By default, the interrupt can be generated at any time an edge is detected on the input.

Some additional interrupt modes can be enabled/disabled by writing in the Additional Interrupt Modes Enable register (PIO_AIMER) and Additional Interrupt Modes Disable register (PIO_AIMDR). The current state of this selection can be read through the Additional Interrupt Modes Mask register (PIO_AIMMR).



These additional modes are:

- Rising edge detection
- Falling edge detection
- Low-level detection
- High-level detection


In order to select an additional interrupt mode:

- The type of event detection (edge or level) must be selected by writing in the Edge Select register (PIO_ESR) and Level Select register (PIO_LSR) which , respectively, the edge and level detection. The current status of this selection is accessible through the Edge/Level Status register (PIO_ELSR).
- The polarity of the event detection (rising/falling edge or high/low-level) must be selected by writing in the Falling Edge /Low-Level Select register (PIO_FELLSR) and Rising Edge/High-Level Select register (PIO_REHLSR) which allow to select falling or rising edge (if edge is selected in PIO_ELSR) edge or highor low-level detection (if level is selected in PIO_ELSR). The current status of this selection is accessible through the Fall/Rise - Low/High Status register (PIO_FRLHSR).

When an input edge or level is detected on an I/O line, the corresponding bit in the Interrupt Status register (PIO_ISR) is set. If the corresponding bit in PIO_IMR is set, the PIO Controller interrupt line is asserted. The interrupt signals of the 32 channels are ORed-wired together to generate a single interrupt signal to the interrupt controller.

When the software reads PIO_ISR, all the interrupts are automatically cleared. This signifies that all the interrupts that are pending when PIO_ISR is read must be handled. When an Interrupt is enabled on a "level", the interrupt is generated as long as the interrupt source is not cleared, even if some read accesses in PIO_ISR are performed.

Figure 31-7. Event Detector on Input Lines (Figure Represents Line 0)



31.5.10.1Example

If generating an interrupt is required on the lines below, the configuration required is described in Section 31.5.10.2 "Interrupt Mode Configuration", Section 31.5.10.3 "Edge or Level Detection Configuration" and Section 31.5.10.4 "Falling/Rising Edge or Low/High-Level Detection Configuration":

- Rising edge on PIO line 0
- Falling edge on PIO line 1
- Rising edge on PIO line 2



- Low-level on PIO line 3
- High-level on PIO line 4
- High-level on PIO line 5
- Falling edge on PIO line 6
- Rising edge on PIO line 7
- Any edge on the other lines

the configuration required is described below.

31.5.10.2Interrupt Mode Configuration

All the interrupt sources are enabled by writing 32'hFFFF_FFFF in PIO_IER.

Then the additional interrupt mode is enabled for lines 0 to 7 by writing 32'h0000_00FF in PIO_AIMER.

31.5.10.3Edge or Level Detection Configuration

Lines 3, 4 and 5 are configured in level detection by writing 32'h0000_0038 in PIO_LSR.


The other lines are configured in edge detection by default, if they have not been previously configured. Otherwise, lines 0, 1, 2, 6 and 7 must be configured in edge detection by writing 32'h0000 00C7 in PIO ESR.

31.5.10.4Falling/Rising Edge or Low/High-Level Detection Configuration

Lines 0, 2, 4, 5 and 7 are configured in rising edge or high-level detection by writing 32'h0000_00B5 in PIO_REHLSR.

The other lines are configured in falling edge or low-level detection by default if they have not been previously configured. Otherwise, lines 1, 3 and 6 must be configured in falling edge/low-level detection by writing 32'h0000 004A in PIO FELLSR.

Figure 31-8. Input Change Interrupt Timings When No Additional Interrupt Modes



31.5.11 I/O Lines Lock

When an I/O line is controlled by a peripheral (particularly the Pulse Width Modulation Controller PWM), it can become locked by the action of this peripheral via an input of the PIO Controller. When an I/O line is locked, the write of the corresponding bit in PIO_PER, PIO_PDR, PIO_MDER, PIO_MDDR, PIO_PUDR, PIO_PUER, PIO_ABCDSR1 and PIO_ABCDSR2 is discarded in order to lock its configuration. The user can know at anytime which I/O line is locked by reading the PIO Lock Status register (PIO_LOCKSR). Once an I/O line is locked, the only way to unlock it is to apply a hardware reset to the PIO Controller.

31.5.12 Programmable Schmitt Trigger

It is possible to configure each input for the Schmitt trigger. By default the Schmitt trigger is active. Disabling the Schmitt trigger is requested when using the QTouch[™] Library.



31.5.13 Parallel Capture Mode


31.5.13.10verview

The PIO Controller integrates an interface able to read data from a CMOS digital image sensor, a high-speed parallel ADC, a DSP synchronous port in synchronous mode, etc. For better understanding and to ease reading, the following description uses an example with a CMOS digital image sensor.

31.5.13.2Functional Description

The CMOS digital image sensor provides a sensor clock, an 8-bit data synchronous with the sensor clock and two data enables which are also synchronous with the sensor clock.

Figure 31-9. PIO Controller Connection with CMOS Digital Image Sensor



As soon as the parallel capture mode is enabled by writing a one to the PCEN bit in PIO_PCMR, the I/O lines connected to the sensor clock (PIODCCLK), the sensor data (PIODC[7:0]) and the sensor data enable signals (PIODCEN1 and PIODCEN2) are configured automatically as inputs. To know which I/O lines are associated with the sensor clock, the sensor data and the sensor data enable signals, refer to the I/O multiplexing table(s) in the product datasheet.

Once enabled, the parallel capture mode samples the data at rising edge of the sensor clock and resynchronizes it with the PIO clock domain.

The size of the data which can be read in PIO_PCRHR can be programmed using the DSIZE field in PIO_PCMR. If this data size is larger than 8 bits, then the parallel capture mode samples several sensor data to form a concatenated data of size defined by DSIZE. Then this data is stored in PIO_PCRHR and the flag DRDY is set to one in PIO_PCISR.

The parallel capture mode can be associated with a reception channel of the Peripheral DMA Controller (PDC). This performs reception transfer from parallel capture mode to a memory buffer without any intervention from the CPU. Transfer status signals from PDC are available in PIO PCISR through the flags ENDRX and RXBUFF.

The parallel capture mode can take into account the sensor data enable signals or not. If the bit ALWYS is set to zero in PIO_PCMR, the parallel capture mode samples the sensor data at the rising edge of the sensor clock only if both data enable signals are active (at one). If the bit ALWYS is set to one, the parallel capture mode samples the sensor data at the rising edge of the sensor clock whichever the data enable signals are.

The parallel capture mode can sample the sensor data only one time out of two. This is particularly useful when the user wants only to sample the luminance Y of a CMOS digital image sensor which outputs a YUV422 data stream. If the HALFS bit is set to zero in PIO_PCMR, the parallel capture mode samples the sensor data in the conditions described above. If the HALFS bit is set to one in PIO_PCMR, the parallel capture mode samples the sensor data in the conditions described above, but only one time out of two. Depending on the FRSTS bit in PIO_PCMR, the sensor can either sample the even or odd sensor data. If sensor data are numbered in the order



that they are received with an index from zero to n, if FRSTS equals zero then only data with an even index are sampled. If FRSTS equals one, then only data with an odd index are sampled. If data is ready in PIO_PCRHR and it is not read before a new data is stored in PIO_PCRHR, then an overrun error occurs. The previous data is lost and the OVRE flag in PIO_PCISR is set to one. This flag is automatically reset when PIO_PCISR is read (reset after read).

The flags DRDY, OVRE, ENDRX and RXBUFF can be a source of the PIO interrupt.

Figure 31-10. Parallel Capture Mode Waveforms (DSIZE = 2, ALWYS = 0, HALFS = 0)





Figure 31-11. Parallel Capture Mode Waveforms (DSIZE=2, ALWYS=1, HALFS=0)







Figure 31-13. Parallel Capture Mode Waveforms (DSIZE=2, ALWYS=0, HALFS=1, FRSTS=1)



31.5.13.3Restrictions

- Configuration fields DSIZE, ALWYS, HALFS and FRSTS in PIO_PCMR can be changed ONLY if the parallel
 capture mode is disabled at this time (PCEN = 0 in PIO_PCMR).
- Frequency of PIO Controller clock must be strictly superior to two times the frequency of the clock of the device which generates the parallel data.

31.5.13.4Programming Sequence

Without PDC

- 1. Write PIO PCIDR and PIO PCIER in order to configure the parallel capture mode interrupt mask.
- 2. Write PIO_PCMR to set the fields DSIZE, ALWYS, HALFS and FRSTS in order to configure the parallel capture mode **WITHOUT** enabling the parallel capture mode.
- 3. Write PIO_PCMR to set the PCEN bit to one in order to enable the parallel capture mode **WITHOUT** changing the previous configuration.
- 4. Wait for a data ready by polling the DRDY flag in PIO_PCISR or by waiting for the corresponding interrupt.
- 5. Check OVRE flag in PIO_PCISR.



- 6. Read the data in PIO_PCRHR.
- 7. If new data are expected, go to step 4.
- 8. Write PIO_PCMR to set the PCEN bit to zero in order to disable the parallel capture mode **WITHOUT** changing the previous configuration.

With PDC

- 1. Write PIO_PCIDR and PIO_PCIER in order to configure the parallel capture mode interrupt mask.
- 2. Configure PDC transfer in PDC registers.
- 3. Write PIO_PCMR to set the fields DSIZE, ALWYS, HALFS and FRSTS in order to configure the parallel capture mode **WITHOUT** enabling the parallel capture mode.
- 4. Write PIO_PCMR to set PCEN bit to one in order to enable the parallel capture mode **WITHOUT** changing the previous configuration.
- 5. Wait for end of transfer by waiting the interrupt corresponding the flag ENDRX in PIO_PCISR.
- 6. Check OVRE flag in PIO PCISR.
- 7. If a new buffer transfer is expected, go to step 5.
- 8. Write PIO_PCMR to set the PCEN bit to zero in order to disable the parallel capture mode **WITHOUT** changing the previous configuration.



31.5.14 Register Write Protection

To prevent any single software error from corrupting PIO behavior, certain registers in the address space can be write-protected by setting the WPEN bit in the "PIO Write Protection Mode Register" (PIO_WPMR).

If a write access to a write-protected register is detected, the WPVS flag in the "PIO Write Protection Status Register" (PIO_WPSR) is set and the field WPVSRC indicates the register in which the write access has been attempted.

The WPVS bit is automatically cleared after reading the PIO WPSR.

The following registers can be write-protected:

- "PIO Enable Register" on page 578
- "PIO Disable Register" on page 578
- "PIO Output Enable Register" on page 580
- "PIO Output Disable Register" on page 580
- "PIO Input Filter Enable Register" on page 582
- "PIO Input Filter Disable Register" on page 582
- "PIO Multi-driver Enable Register" on page 590
- "PIO Multi-driver Disable Register" on page 590
- "PIO Pull-Up Disable Register" on page 592
- "PIO Pull-Up Enable Register" on page 592
- "PIO Peripheral ABCD Select Register 1" on page 594
- "PIO Peripheral ABCD Select Register 2" on page 595
- "PIO Output Write Enable Register" on page 601
- "PIO Output Write Disable Register" on page 601
- "PIO Pad Pull-Down Disable Register" on page 599
- "PIO Pad Pull-Down Status Register" on page 600
- "PIO Parallel Capture Mode Register" on page 612



31.6 I/O Lines Programming Example

The programming example shown in Table 31-2 is used to obtain the following configuration.

- 4-bit output port on I/O lines 0 to 3, (should be written in a single write operation), open-drain, with pull-up resistor
- Four output signals on I/O lines 4 to 7 (to drive LEDs for example), driven high and low, no pull-up resistor, no pull-down resistor
- Four input signals on I/O lines 8 to 11 (to read push-button states for example), with pull-up resistors, glitch filters and input change interrupts
- Four input signals on I/O line 12 to 15 to read an external device status (polled, thus no input change interrupt), no pull-up resistor, no glitch filter
- I/O lines 16 to 19 assigned to peripheral A functions with pull-up resistor
- I/O lines 20 to 23 assigned to peripheral B functions with pull-down resistor
- I/O line 24 to 27 assigned to peripheral C with Input Change Interrupt, no pull-up resistor and no pull-down resistor
- I/O line 28 to 31 assigned to peripheral D, no pull-up resistor and no pull-down resistor

Table 31-2. Programming Example

Register	Value to be Written
PIO_PER	0x0000_FFFF
PIO_PDR	0xFFFF_0000
PIO_OER	0x0000_00FF
PIO_ODR	0xFFFF_FF00
PIO_IFER	0x0000_0F00
PIO_IFDR	0xFFFF_F0FF
PIO_SODR	0x0000_0000
PIO_CODR	0x0FFF_FFFF
PIO_IER	0x0F00_0F00
PIO_IDR	0xF0FF_F0FF
PIO_MDER	0x0000_000F
PIO_MDDR	0xFFFF_FFF0
PIO_PUDR	0xFFF0_00F0
PIO_PUER	0x000F_FF0F
PIO_PPDDR	0xFF0F_FFFF
PIO_PPDER	0x00F0_0000
PIO_ABCDSR1	0xF0F0_0000
PIO_ABCDSR2	0xFF00_0000
PIO_OWER	0x0000_000F
PIO_OWDR	0x0FFF_FFF0

31.7 Parallel Input/Output Controller (PIO) User Interface

Each I/O line controlled by the PIO Controller is associated with a bit in each of the PIO Controller User Interface registers. Each register is 32 bits wide. If a parallel I/O line is not defined, writing to the corresponding bits has no effect. Undefined bits read zero. If the I/O line is notmultiplexed with any peripheral, the I/O line is controlled by the PIO Controller and PIO_PSR returns one systematically.

Table 31-3. Register Mapping

Offset	Register	Name	Access	Reset
0x0000	PIO Enable Register	PIO_PER	Write-only	_
0x0004	PIO Disable Register	PIO_PDR	Write-only	_
0x0008	PIO Status Register	PIO_PSR	Read-only	(1)
0x000C	Reserved	-	_	_
0x0010	Output Enable Register	PIO_OER	Write-only	_
0x0014	Output Disable Register	PIO_ODR	Write-only	_
0x0018	Output Status Register	PIO_OSR	Read-only	0x0000 0000
0x001C	Reserved	-	_	_
0x0020	Glitch Input Filter Enable Register	PIO_IFER	Write-only	_
0x0024	Glitch Input Filter Disable Register	PIO_IFDR	Write-only	_
0x0028	Glitch Input Filter Status Register	PIO_IFSR	Read-only	0x0000 0000
0x002C	Reserved	_	_	_
0x0030	Set Output Data Register	PIO_SODR	Write-only	_
0x0034	Clear Output Data Register	PIO_CODR	Write-only	
0x0038	Output Data Status Register	PIO_ODSR	Read-only or ⁽²⁾ Read/Write	-
0x003C	Pin Data Status Register	PIO_PDSR	Read-only	(3)
0x0040	Interrupt Enable Register	PIO_IER	Write-only	_
0x0044	Interrupt Disable Register	PIO_IDR	Write-only	_
0x0048	Interrupt Mask Register	PIO_IMR	Read-only	0x00000000
0x004C	Interrupt Status Register ⁽⁴⁾	PIO_ISR	Read-only	0x00000000
0x0050	Multi-driver Enable Register	PIO_MDER	Write-only	_
0x0054	Multi-driver Disable Register	PIO_MDDR	Write-only	_
0x0058	Multi-driver Status Register	PIO_MDSR	Read-only	0x00000000
0x005C	Reserved	-	_	_
0x0060	Pull-up Disable Register	PIO_PUDR	Write-only	_
0x0064	Pull-up Enable Register	PIO_PUER	Write-only	_
0x0068	Pad Pull-up Status Register	PIO_PUSR	Read-only	(1)
0x006C	Reserved –		_	_



Table 31-3. Register Mapping (Continued)

Offset	Register	Name	Access	Reset
0x0070	Peripheral Select Register 1	PIO_ABCDSR1	Read/Write	0x00000000
0x0074	Peripheral Select Register 2	PIO_ABCDSR2	Read/Write	0x00000000
0x0078 to 0x007C	Reserved	_	-	_
0x0080	Input Filter Slow Clock Disable Register	PIO_IFSCDR	Write-only	_
0x0084	Input Filter Slow Clock Enable Register	PIO_IFSCER	Write-only	_
0x0088	Input Filter Slow Clock Status Register	PIO_IFSCSR	Read-only	0x00000000
0x008C	Slow Clock Divider Debouncing Register	PIO_SCDR	Read/Write	0x00000000
0x0090	Pad Pull-down Disable Register	PIO_PPDDR	Write-only	_
0x0094	Pad Pull-down Enable Register	PIO_PPDER	Write-only	_
0x0098	Pad Pull-down Status Register	PIO_PPDSR	Read-only	(1)
0x009C	Reserved –		_	_
0x00A0	Output Write Enable	PIO_OWER	Write-only	_
0x00A4	Output Write Disable	PIO_OWDR	Write-only	_
0x00A8	Output Write Status Register	PIO_OWSR	Read-only	0x00000000
0x00AC	Reserved	_	_	_
0x00B0	Additional Interrupt Modes Enable Register	PIO_AIMER	Write-only	_
0x00B4	Additional Interrupt Modes Disable Register	PIO_AIMDR	Write-only	_
0x00B8	Additional Interrupt Modes Mask Register	PIO_AIMMR	Read-only	0x00000000
0x00BC	Reserved	_	_	_
0x00C0	Edge Select Register	PIO_ESR	Write-only	_
0x00C4	Level Select Register	PIO_LSR	Write-only	_
0x00C8	Edge/Level Status Register	PIO_ELSR	Read-only	0x00000000
0x00CC	Reserved	_	_	_
0x00D0	Falling Edge/Low-Level Select Register	PIO_FELLSR	Write-only	_
0x00D4	Rising Edge/ High-Level Select Register	PIO_REHLSR	Write-only	_
0x00D8	Fall/Rise - Low/High Status Register	PIO_FRLHSR	Read-only	0x00000000
0x00DC	Reserved	_	-	_
0x00E0	Lock Status	PIO_LOCKSR	Read-only	0x00000000
0x00E4	Write Protection Mode Register	PIO_WPMR	Read/Write	0x0
0x00E8	Write Protection Status Register	PIO_WPSR	Read-only	0x0
0x00EC to 0x00F8	Reserved	-	-	_
0x0100	Schmitt Trigger Register	PIO_SCHMITT	Read/Write	0x00000000
0x0104- 0x010C	Reserved	-	-	_
0x0110	Reserved	_	-	_
0x0114- 0x011C	Reserved	-	_	_

Table 31-3. Register Mapping (Continued)

Offset	Register	Name	Access	Reset
0x0120 to 0x014C	Reserved	-	_	_
0x150	Parallel Capture Mode Register	PIO_PCMR	Read/Write	0x00000000
0x154	Parallel Capture Interrupt Enable Register	PIO_PCIER	Write-only	_
0x158	Parallel Capture Interrupt Disable Register	PIO_PCIDR	Write-only	_
0x15C	Parallel Capture Interrupt Mask Register	PIO_PCIMR	Read-only	0x00000000
0x160	Parallel Capture Interrupt Status Register	PIO_PCISR	Read-only	0x00000000
0x164	Parallel Capture Reception Holding Register	PIO_PCRHR	Read-only	0x00000000
0x0168 to 0x018C	Reserved for PDC Registers	-	_	_

Notes:

- 1. Reset value depends on the product implementation.
- 2. PIO_ODSR is Read-only or Read/Write depending on PIO_OWSR I/O lines.
- 3. Reset value of PIO_PDSR depends on the level of the I/O lines. Reading the I/O line levels requires the clock of the PIO Controller to be enabled, otherwise PIO_PDSR reads the levels present on the I/O line at the time the clock was disabled.
- 4. PIO_ISR is reset at 0x0. However, the first read of the register may read a different value as input changes may have occurred.
- 5. If an offset is not listed in the table it must be considered as reserved.



31.7.1 PIO Enable Register

Name: PIO_PER

Address: 0x400E0E00 (PIOA), 0x400E1000 (PIOB), 0x400E1200 (PIOC)

Access: Write-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

This register can only be written if the WPEN bit is cleared in "PIO Write Protection Mode Register" .

• P0-P31: PIO Enable

0: No effect.

1: Enables the PIO to control the corresponding pin (disables peripheral control of the pin).

31.7.2 PIO Disable Register

Name: PIO_PDR

Address: 0x400E0E04 (PIOA), 0x400E1004 (PIOB), 0x400E1204 (PIOC)

Access: Write-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

This register can only be written if the WPEN bit is cleared in "PIO Write Protection Mode Register".

• P0-P31: PIO Disable

0: No effect.

1: Disables the PIO from controlling the corresponding pin (enables peripheral control of the pin).



31.7.3 PIO Status Register

Name: PIO_PSR

Address: 0x400E0E08 (PIOA), 0x400E1008 (PIOB), 0x400E1208 (PIOC)

Access: Read-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

• P0-P31: PIO Status

0: PIO is inactive on the corresponding I/O line (peripheral is active).

1: PIO is active on the corresponding I/O line (peripheral is inactive).



31.7.4 PIO Output Enable Register

Name: PIO_OER

Address: 0x400E0E10 (PIOA), 0x400E1010 (PIOB), 0x400E1210 (PIOC)

Access: Write-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

This register can only be written if the WPEN bit is cleared in "PIO Write Protection Mode Register" .

• P0-P31: Output Enable

0: No effect.

1: Enables the output on the I/O line.

31.7.5 PIO Output Disable Register

Name: PIO_ODR

Address: 0x400E0E14 (PIOA), 0x400E1014 (PIOB), 0x400E1214 (PIOC)

Access: Write-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

This register can only be written if the WPEN bit is cleared in "PIO Write Protection Mode Register".

• P0-P31: Output Disable

0: No effect.

1: Disables the output on the I/O line.

31.7.6 PIO Output Status Register

Name: PIO_OSR

Address: 0x400E0E18 (PIOA), 0x400E1018 (PIOB), 0x400E1218 (PIOC)

Access: Read-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

• P0-P31: Output Status

0: The I/O line is a pure input.

1: The I/O line is enabled in output.



31.7.7 PIO Input Filter Enable Register

Name: PIO_IFER

Address: 0x400E0E20 (PIOA), 0x400E1020 (PIOB), 0x400E1220 (PIOC)

Access: Write-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

This register can only be written if the WPEN bit is cleared in "PIO Write Protection Mode Register".

• P0-P31: Input Filter Enable

0: No effect.

1: Enables the input glitch filter on the I/O line.

31.7.8 PIO Input Filter Disable Register

Name: PIO_IFDR

Address: 0x400E0E24 (PIOA), 0x400E1024 (PIOB), 0x400E1224 (PIOC)

Access: Write-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

This register can only be written if the WPEN bit is cleared in "PIO Write Protection Mode Register".

• P0-P31: Input Filter Disable

0: No effect.

1: Disables the input glitch filter on the I/O line.



31.7.9 PIO Input Filter Status Register

Name: PIO_IFSR

Address: 0x400E0E28 (PIOA), 0x400E1028 (PIOB), 0x400E1228 (PIOC)

Access: Read-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

• P0-P31: Input Filer Status

0: The input glitch filter is disabled on the I/O line.

1: The input glitch filter is enabled on the I/O line.



31.7.10 PIO Set Output Data Register

Name: PIO_SODR

Address: 0x400E0E30 (PIOA), 0x400E1030 (PIOB), 0x400E1230 (PIOC)

Access: Write-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

• P0-P31: Set Output Data

0: No effect.

1: Sets the data to be driven on the I/O line.

31.7.11 PIO Clear Output Data Register

Name: PIO_CODR

Address: 0x400E0E34 (PIOA), 0x400E1034 (PIOB), 0x400E1234 (PIOC)

Access: Write-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

• P0-P31: Clear Output Data

0: No effect.

1: Clears the data to be driven on the I/O line.

31.7.12 PIO Output Data Status Register

Name: PIO_ODSR

Address: 0x400E0E38 (PIOA), 0x400E1038 (PIOB), 0x400E1238 (PIOC)

Access: Read-only or Read/Write

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

• P0-P31: Output Data Status

0: The data to be driven on the I/O line is 0.

1: The data to be driven on the I/O line is 1.



31.7.13 PIO Pin Data Status Register

Name: PIO_PDSR

Address: 0x400E0E3C (PIOA), 0x400E103C (PIOB), 0x400E123C (PIOC)

Access: Read-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

• P0-P31: Output Data Status

0: The I/O line is at level 0.

1: The I/O line is at level 1.

31.7.14 PIO Interrupt Enable Register

Name: PIO_IER

Address: 0x400E0E40 (PIOA), 0x400E1040 (PIOB), 0x400E1240 (PIOC)

Access: Write-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

• P0-P31: Input Change Interrupt Enable

0: No effect.

31.7.15 PIO Interrupt Disable Register

Name: PIO_IDR

Address: 0x400E0E44 (PIOA), 0x400E1044 (PIOB), 0x400E1244 (PIOC)

Access: Write-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

• P0-P31: Input Change Interrupt Disable

0: No effect.

1: Disables the Input Change interrupt on the I/O line.



^{1:} Enables the Input Change interrupt on the I/O line.

31.7.16 PIO Interrupt Mask Register

Name: PIO_IMR

Address: 0x400E0E48 (PIOA), 0x400E1048 (PIOB), 0x400E1248 (PIOC)

Access: Read-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

• P0-P31: Input Change Interrupt Mask

0: Input Change interrupt is disabled on the I/O line.

1: Input Change interrupt is enabled on the I/O line.

31.7.17 PIO Interrupt Status Register

Name: PIO_ISR

Address: 0x400E0E4C (PIOA), 0x400E104C (PIOB), 0x400E124C (PIOC)

Access: Read-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

• P0-P31: Input Change Interrupt Status

0: No Input Change has been detected on the I/O line since PIO_ISR was last read or since reset.

1: At least one Input Change has been detected on the I/O line since PIO_ISR was last read or since reset.



31.7.18 PIO Multi-driver Enable Register

Name: PIO_MDER

Address: 0x400E0E50 (PIOA), 0x400E1050 (PIOB), 0x400E1250 (PIOC)

Access: Write-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

This register can only be written if the WPEN bit is cleared in "PIO Write Protection Mode Register".

• P0-P31: Multi-Drive Enable

0: No effect.

1: Enables multi-drive on the I/O line.

31.7.19 PIO Multi-driver Disable Register

Name: PIO_MDDR

Address: 0x400E0E54 (PIOA), 0x400E1054 (PIOB), 0x400E1254 (PIOC)

Access: Write-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

This register can only be written if the WPEN bit is cleared in "PIO Write Protection Mode Register".

• P0-P31: Multi-Drive Disable

0: No effect.

1: Disables multi-drive on the I/O line.



31.7.20 PIO Multi-driver Status Register

Name: PIO_MDSR

Address: 0x400E0E58 (PIOA), 0x400E1058 (PIOB), 0x400E1258 (PIOC)

Access: Read-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

• P0-P31: Multi-Drive Status

0: The multi-drive is disabled on the I/O line. The pin is driven at high- and low-level.

1: The multi-drive is enabled on the I/O line. The pin is driven at low-level only.



31.7.21 PIO Pull-Up Disable Register

Name: PIO_PUDR

Address: 0x400E0E60 (PIOA), 0x400E1060 (PIOB), 0x400E1260 (PIOC)

Access: Write-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

This register can only be written if the WPEN bit is cleared in "PIO Write Protection Mode Register".

• P0-P31: Pull-Up Disable

0: No effect.

1: Disables the pull-up resistor on the I/O line.

31.7.22 PIO Pull-Up Enable Register

Name: PIO_PUER

Address: 0x400E0E64 (PIOA), 0x400E1064 (PIOB), 0x400E1264 (PIOC)

Access: Write-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

This register can only be written if the WPEN bit is cleared in "PIO Write Protection Mode Register".

• P0-P31: Pull-Up Enable

0: No effect.

1: Enables the pull-up resistor on the I/O line.



31.7.23 PIO Pull-Up Status Register

Name: PIO_PUSR

Address: 0x400E0E68 (PIOA), 0x400E1068 (PIOB), 0x400E1268 (PIOC)

Access: Read-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

• P0-P31: Pull-Up Status

0: Pull-up resistor is enabled on the I/O line.

1: Pull-up resistor is disabled on the I/O line.



31.7.24 PIO Peripheral ABCD Select Register 1

Name: PIO_ABCDSR1

Access: Read/Write

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

This register can only be written if the WPEN bit is cleared in "PIO Write Protection Mode Register".

• P0-P31: Peripheral Select

If the same bit is set to 0 in PIO_ABCDSR2:

0: Assigns the I/O line to the Peripheral A function.

1: Assigns the I/O line to the Peripheral B function. If the same bit is set to 1 in PIO_ABCDSR2:

0: Assigns the I/O line to the Peripheral C function.

1: Assigns the I/O line to the Peripheral D function.

31.7.25 PIO Peripheral ABCD Select Register 2

Name: PIO_ABCDSR2

Access: Read/Write

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

This register can only be written if the WPEN bit is cleared in "PIO Write Protection Mode Register".

• P0-P31: Peripheral Select.

If the same bit is set to 0 in PIO_ABCDSR1:

0: Assigns the I/O line to the Peripheral A function.

1: Assigns the I/O line to the Peripheral C function.

If the same bit is set to 1 in PIO_ABCDSR1:

0: Assigns the I/O line to the Peripheral B function.

1: Assigns the I/O line to the Peripheral D function.



31.7.26 PIO Input Filter Slow Clock Disable Register

Name: PIO_IFSCDR

Address: 0x400E0E80 (PIOA), 0x400E1080 (PIOB), 0x400E1280 (PIOC)

Access: Write-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

• P0-P31: PIO Clock Glitch Filtering Select

0: No effect.

31.7.27 PIO Input Filter Slow Clock Enable Register

Name: PIO_IFSCER

Address: 0x400E0E84 (PIOA), 0x400E1084 (PIOB), 0x400E1284 (PIOC)

Access: Write-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

• P0-P31: Debouncing Filtering Select

0: No effect.

1: The debouncing filter is able to filter pulses with a duration < Tdiv_slclk/2.

^{1:} The glitch filter is able to filter glitches with a duration < Tmck/2.

31.7.28 PIO Input Filter Slow Clock Status Register

Name: PIO_IFSCSR

Address: 0x400E0E88 (PIOA), 0x400E1088 (PIOB), 0x400E1288 (PIOC)

Access: Read-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

• P0-P31: Glitch or Debouncing Filter Selection Status

0: The glitch filter is able to filter glitches with a duration < Tmck2.

1: The debouncing filter is able to filter pulses with a duration < Tdiv_slclk/2.



31.7.29 PIO Slow Clock Divider Debouncing Register

Name: PIO_SCDR

Address: 0x400E0E8C (PIOA), 0x400E108C (PIOB), 0x400E128C (PIOC)

Access: Read/Write

31	30	29	28	27	26	25	24
_	_	1	-		1	1	_
23	22	21	20	19	18	17	16
_	_	ı	-		ı	ı	_
15	14	13	12	11	10	9	8
_	_			D	IV		
7	6	5	4	3	2	1	0
			D	IV			

• DIV: Slow Clock Divider Selection for Debouncing

 $Tdiv_slclk = 2*(DIV+1)*Tslow_clock.$

31.7.30 PIO Pad Pull-Down Disable Register

Name: PIO_PPDDR

Address: 0x400E0E90 (PIOA), 0x400E1090 (PIOB), 0x400E1290 (PIOC)

Access: Write-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

This register can only be written if the WPEN bit is cleared in "PIO Write Protection Mode Register".

• P0-P31: Pull-Down Disable

0: No effect.

1: Disables the pull-down resistor on the I/O line.

31.7.31 PIO Pad Pull-Down Enable Register

Name: PIO_PPDER

Address: 0x400E0E94 (PIOA), 0x400E1094 (PIOB), 0x400E1294 (PIOC)

Access: Write-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

This register can only be written if the WPEN bit is cleared in "PIO Write Protection Mode Register".

• P0-P31: Pull-Down Enable

0: No effect.

1: Enables the pull-down resistor on the I/O line.



31.7.32 PIO Pad Pull-Down Status Register

Name: PIO_PPDSR

Address: 0x400E0E98 (PIOA), 0x400E1098 (PIOB), 0x400E1298 (PIOC)

Access: Read-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

This register can only be written if the WPEN bit is cleared in "PIO Write Protection Mode Register" .

• P0-P31: Pull-Down Status

600

0: Pull-down resistor is enabled on the I/O line.

1: Pull-down resistor is disabled on the I/O line.

31.7.33 PIO Output Write Enable Register

Name: PIO_OWER

Address: 0x400E0EA0 (PIOA), 0x400E10A0 (PIOB), 0x400E12A0 (PIOC)

Access: Write-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

This register can only be written if the WPEN bit is cleared in "PIO Write Protection Mode Register".

• P0-P31: Output Write Enable

0: No effect.

1: Enables writing PIO_ODSR for the I/O line.

31.7.34 PIO Output Write Disable Register

Name: PIO_OWDR

Address: 0x400E0EA4 (PIOA), 0x400E10A4 (PIOB), 0x400E12A4 (PIOC)

Access: Write-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

This register can only be written if the WPEN bit is cleared in "PIO Write Protection Mode Register".

• P0-P31: Output Write Disable

0: No effect.

1: Disables writing PIO_ODSR for the I/O line.



31.7.35 PIO Output Write Status Register

Name: PIO_OWSR

Address: 0x400E0EA8 (PIOA), 0x400E10A8 (PIOB), 0x400E12A8 (PIOC)

Access: Read-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

• P0-P31: Output Write Status

0: Writing PIO_ODSR does not affect the I/O line.

1: Writing PIO_ODSR affects the I/O line.

31.7.36 PIO Additional Interrupt Modes Enable Register

Name: PIO_AIMER

Address: 0x400E0EB0 (PIOA), 0x400E10B0 (PIOB), 0x400E12B0 (PIOC)

Access: Write-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

• P0-P31: Additional Interrupt Modes Enable

0: No effect.

31.7.37 PIO Additional Interrupt Modes Disable Register

Name: PIO_AIMDR

Address: 0x400E0EB4 (PIOA), 0x400E10B4 (PIOB), 0x400E12B4 (PIOC)

Access: Write-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

• P0-P31: Additional Interrupt Modes Disable

0: No effect.

1: The interrupt mode is set to the default interrupt mode (both-edge detection).



^{1:} The interrupt source is the event described in PIO_ELSR and PIO_FRLHSR.

31.7.38 PIO Additional Interrupt Modes Mask Register

Name: PIO_AIMMR

Address: 0x400E0EB8 (PIOA), 0x400E10B8 (PIOB), 0x400E12B8 (PIOC)

Access: Read-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

• P0-P31: Peripheral CD Status

0: The interrupt source is a both-edge detection event.

1: The interrupt source is described by the registers PIO_ELSR and PIO_FRLHSR.

31.7.39 PIO Edge Select Register

Name: PIO_ESR

Address: 0x400E0EC0 (PIOA), 0x400E10C0 (PIOB), 0x400E12C0 (PIOC)

Access: Write-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

• P0-P31: Edge Interrupt Selection

0: No effect.

1: The interrupt source is an edge-detection event.

31.7.40 PIO Level Select Register

Name: PIO_LSR

Address: 0x400E0EC4 (PIOA), 0x400E10C4 (PIOB), 0x400E12C4 (PIOC)

Access: Write-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

• P0-P31: Level Interrupt Selection

0: No effect.

1: The interrupt source is a level-detection event.



31.7.41 PIO Edge/Level Status Register

Name: PIO_ELSR

Address: 0x400E0EC8 (PIOA), 0x400E10C8 (PIOB), 0x400E12C8 (PIOC)

Access: Read-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

• P0-P31: Edge/Level Interrupt Source Selection

0: The interrupt source is an edge-detection event.

1: The interrupt source is a level-detection event.

31.7.42 PIO Falling Edge/Low-Level Select Register

Name: PIO_FELLSR

Address: 0x400E0ED0 (PIOA), 0x400E10D0 (PIOB), 0x400E12D0 (PIOC)

Access: Write-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

• P0-P31: Falling Edge/Low-Level Interrupt Selection

0: No effect.

1: The interrupt source is set to a falling edge detection or low-level detection event, depending on PIO_ELSR.



31.7.43 PIO Rising Edge/High-Level Select Register

Name: PIO_REHLSR

Address: 0x400E0ED4 (PIOA), 0x400E10D4 (PIOB), 0x400E12D4 (PIOC)

Access: Write-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

• P0-P31: Rising Edge /High-Level Interrupt Selection

0: No effect.

31.7.44 PIO Fall/Rise - Low/High Status Register

Name: PIO_FRLHSR

Address: 0x400E0ED8 (PIOA), 0x400E10D8 (PIOB), 0x400E12D8 (PIOC)

Access: Read-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

• P0-P31: Edge /Level Interrupt Source Selection

0: The interrupt source is a falling edge detection (if PIO ELSR = 0) or low-level detection event (if PIO ELSR = 1).

1: The interrupt source is a rising edge detection (if PIO_ELSR = 0) or high-level detection event (if PIO_ELSR = 1).



^{1:} The interrupt source is set to a rising edge detection or high-level detection event, depending on PIO_ELSR.

31.7.45 PIO Lock Status Register

Name: PIO_LOCKSR

Address: 0x400E0EE0 (PIOA), 0x400E10E0 (PIOB), 0x400E12E0 (PIOC)

Access: Read-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

• P0-P31: Lock Status

0: The I/O line is not locked.

1: The I/O line is locked.

31.7.46 PIO Write Protection Mode Register

Name: PIO_WPMR

Address: 0x400E0EE4 (PIOA), 0x400E10E4 (PIOB), 0x400E12E4 (PIOC)

Access: Read/Write

Reset: See Table 31-3

31	30	29	28	27	26	25	24
			WF	KEY			
23	22	21	20	19	18	17	16
			WP	KEY			
15	14	13	12	11	10	9	8
			WF	KEY			
7	6	5	4	3	2	1	0
_	_	_	_	_	_	_	WPEN

For more information on write-protecting registers, refer to Section 31.5.14 "Register Write Protection".

• WPEN: Write Protection Enable

0: Disables the write protection if WPKEY corresponds to 0x50494F ("PIO" in ASCII).

1: Enables the write protection if WPKEY corresponds to 0x50494F ("PIO" in ASCII).

See Section 31.5.14 "Register Write Protection" for the list of registers that can be protected.

• WPKEY: Write Protection Key.

Value	Name	Description
0x50494F	PASSWD	Writing any other value in this field aborts the write operation of the WPEN bit. Always reads as 0.



31.7.47 PIO Write Protection Status Register

Name: PIO_WPSR

Address: 0x400E0EE8 (PIOA), 0x400E10E8 (PIOB), 0x400E12E8 (PIOC)

Access: Read-only

Reset: See Table 31-3

31	30	29	28	27	26	25	24
_	_	-	-	_	-	-	_
23	22	21	20	19	18	17	16
	WPVSRC						
15	14	13	12	11	10	9	8
	WPVSRC						
7	6	5	4	3	2	1	0
_	_	-	_	_	_	_	WPVS

WPVS: Write Protection Violation Status

0: No write protection violation has occurred since the last read of the PIO_WPSR register.

WPVSRC: Write Protection Violation Source

When WPVS = 1, WPVSRC indicates the register address offset at which a write access has been attempted.

^{1:} A write protection violation has occurred since the last read of the PIO_WPSR register. If this violation is an unauthorized attempt to write a protected register, the associated violation is reported into field WPVSRC.

31.7.48 PIO Schmitt Trigger Register

Name: PIO_SCHMITT

Address: 0x400E0F00 (PIOA), 0x400E1100 (PIOB), 0x400E1300 (PIOC)

Access: Read/Write

Reset: See Table 31-3

31	30	29	28	27	26	25	24
SCHMITT31	SCHMITT30	SCHMITT29	SCHMITT28	SCHMITT27	SCHMITT26	SCHMITT25	SCHMITT24
23	22	21	20	19	18	17	16
SCHMITT23	SCHMITT22	SCHMITT21	SCHMITT20	SCHMITT19	SCHMITT18	SCHMITT17	SCHMITT16
15	14	13	12	11	10	9	8
SCHMITT15	SCHMITT14	SCHMITT13	SCHMITT12	SCHMITT11	SCHMITT10	SCHMITT9	SCHMITT8
7	6	5	4	3	2	1	0
SCHMITT7	SCHMITT6	SCHMITT5	SCHMITT4	SCHMITT3	SCHMITT2	SCHMITT1	SCHMITT0

• SCHMITTx [x=0..31]: Schmitt Trigger Control

0: Schmitt trigger is enabled.

1: Schmitt trigger is disabled.



31.7.49 PIO Parallel Capture Mode Register

Name: PIO PCMR

Address: 0x400E0F50 (PIOA), 0x400E1150 (PIOB), 0x400E1350 (PIOC)

Access: Read/Write

31	30	29	28	27	26	25	24
_	_	1	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	ı	_	_	_	-	_
15	14	13	12	11	10	9	8
_	_	ı	_	FRSTS	HALFS	ALWYS	_
7	6	5	4	3	2	1	0
_	_	DSIZE		_	_	_	PCEN

This register can only be written if the WPEN bit is cleared in "PIO Write Protection Mode Register".

• PCEN: Parallel Capture Mode Enable

0: The parallel capture mode is disabled.

1: The parallel capture mode is enabled.

• DSIZE: Parallel Capture Mode Data Size

Value	Name	Description		
0	BYTE	The reception data in the PIO_PCRHR register is a byte (8-bit)		
1	HALF-WORD	The reception data in the PIO_PCRHR register is a half-word (16-bit)		
2	WORD	The reception data in the PIO_PCRHR register is a word (32-bit)		
3	_	Reserved		

ALWYS: Parallel Capture Mode Always Sampling

0: The parallel capture mode samples the data when both data enables are active.

1: The parallel capture mode samples the data whatever the data enables are.

HALFS: Parallel Capture Mode Half Sampling

Independently from the ALWYS bit:

0: The parallel capture mode samples all the data.

1: The parallel capture mode samples the data only every other time.

• FRSTS: Parallel Capture Mode First Sample

This bit is useful only if the HALFS bit is set to 1. If data are numbered in the order that they are received with an index from 0 to n:

0: Only data with an even index are sampled.

1: Only data with an odd index are sampled.

31.7.50 PIO Parallel Capture Interrupt Enable Register

Name: PIO_PCIER

Address: 0x400E0F54 (PIOA), 0x400E1154 (PIOB), 0x400E1354 (PIOC)

Access: Write-only

31	30	29	28	27	26	25	24
_	_	-	_	_	_	-	_
23	22	21	20	19	18	17	16
_		1	-	_	_	ı	_
15	14	13	12	11	10	9	8
_	1	1	-			ı	_
7	6	5	4	3	2	1	0
_		-	_	RXBUFF	ENDRX	OVRE	DRDY

• DRDY: Parallel Capture Mode Data Ready Interrupt Enable

• OVRE: Parallel Capture Mode Overrun Error Interrupt Enable

• ENDRX: End of Reception Transfer Interrupt Enable

• RXBUFF: Reception Buffer Full Interrupt Enable



31.7.51 PIO Parallel Capture Interrupt Disable Register

Name: PIO_PCIDR

Address: 0x400E0F58 (PIOA), 0x400E1158 (PIOB), 0x400E1358 (PIOC)

Access: Write-only

31	30	29	28	27	26	25	24
_	_	-	_	_	_	-	_
23	22	21	20	19	18	17	16
_	_	1	-	_	-	ı	_
15	14	13	12	11	10	9	8
_	_	1	-		1	ı	_
7	6	5	4	3	2	1	0
_	_	-	_	RXBUFF	ENDRX	OVRE	DRDY

• DRDY: Parallel Capture Mode Data Ready Interrupt Disable

• OVRE: Parallel Capture Mode Overrun Error Interrupt Disable

• ENDRX: End of Reception Transfer Interrupt Disable

• RXBUFF: Reception Buffer Full Interrupt Disable

31.7.52 PIO Parallel Capture Interrupt Mask Register

Name: PIO_PCIMR

Address: 0x400E0F5C (PIOA), 0x400E115C (PIOB), 0x400E135C (PIOC)

Access: Read-only

31	30	29	28	27	26	25	24
_	_	-	_	_	_	-	_
23	22	21	20	19	18	17	16
_		1	-	_	_	ı	_
15	14	13	12	11	10	9	8
_	1	1	-			ı	_
7	6	5	4	3	2	1	0
_		-	_	RXBUFF	ENDRX	OVRE	DRDY

• DRDY: Parallel Capture Mode Data Ready Interrupt Mask

• OVRE: Parallel Capture Mode Overrun Error Interrupt Mask

• ENDRX: End of Reception Transfer Interrupt Mask

• RXBUFF: Reception Buffer Full Interrupt Mask



31.7.53 PIO Parallel Capture Interrupt Status Register

Name: PIO PCISR

Address: 0x400E0F60 (PIOA), 0x400E1160 (PIOB), 0x400E1360 (PIOC)

Access: Read-only

31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	_	_	_	ı	-	_
15	14	13	12	11	10	9	8
_	_	_	_	_	ı	ı	_
7	6	5	4	3	2	1	0
_	_	_	_	RXBUFF	ENDRX	OVRE	DRDY

DRDY: Parallel Capture Mode Data Ready

0: No new data is ready to be read since the last read of PIO_PCRHR.

1: A new data is ready to be read since the last read of PIO_PCRHR.

The DRDY flag is automatically reset when PIO_PCRHR is read or when the parallel capture mode is disabled.

• OVRE: Parallel Capture Mode Overrun Error.

0: No overrun error occurred since the last read of this register.

1: At least one overrun error occurred since the last read of this register.

The OVRE flag is automatically reset when this register is read or when the parallel capture mode is disabled.

• ENDRX: End of Reception Transfer.

0: The End of Transfer signal from the reception PDC channel is inactive.

1: The End of Transfer signal from the reception PDC channel is active.

• RXBUFF: Reception Buffer Full

0: The signal Buffer Full from the reception PDC channel is inactive.

1: The signal Buffer Full from the reception PDC channel is active.

31.7.54 PIO Parallel Capture Reception Holding Register

Name: PIO_PCRHR

Address: 0x400E0F64 (PIOA), 0x400E1164 (PIOB), 0x400E1364 (PIOC)

Access: Read-only

31	30	29	28	27	26	25	24				
	RDATA										
23	22	21	20	19	18	17	16				
	RDATA										
15	14	13	12	11	10	9	8				
			RD	ATA							
7	6	5	4	3	2	1	0				
			RD.	ATA							

• RDATA: Parallel Capture Mode Reception Data.

if DSIZE = 0 in PIO_PCMR, only the 8 LSBs of RDATA are useful.

if DSIZE = 1 in PIO_PCMR, only the 16 LSBs of RDATA are useful.



32. Synchronous Serial Controller (SSC)

32.1 Description

The Synchronous Serial Controller (SSC) provides a synchronous communication link with external devices. It supports many serial synchronous communication protocols generally used in audio and telecom applications such as I2S, Short Frame Sync, Long Frame Sync, etc.

The SSC contains an independent receiver and transmitter and a common clock divider. The receiver and the transmitter each interface with three signals: the TD/RD signal for data, the TK/RK signal for the clock and the TF/RF signal for the Frame Sync. The transfers can be programmed to start automatically or on different events detected on the Frame Sync signal.

The SSC high-level of programmability and its two dedicated PDC channels of up to 32 bits permit a continuous high bit rate data transfer without processor intervention.

Featuring connection to two PDC channels, the SSC permits interfacing with low processor overhead to the following:

- CODEC's in master or slave mode
- DAC through dedicated serial interface, particularly I2S
- Magnetic card reader


32.2 Embedded Characteristics

- Provides Serial Synchronous Communication Links Used in Audio and Telecom Applications
- Contains an Independent Receiver and Transmitter and a Common Clock Divider
- Interfaced with Two PDC Channels (DMA Access) to Reduce Processor Overhead
- Offers a Configurable Frame Sync and Data Length
- Receiver and Transmitter Can be Programmed to Start Automatically or on Detection of Different Events on the Frame Sync Signal
- Receiver and Transmitter Include a Data Signal, a Clock Signal and a Frame Synchronization Signal



32.3 Block Diagram

Figure 32-1. Block Diagram



32.4 Application Block Diagram

Figure 32-2. Application Block Diagram

OS or RTOS D	RTOS Driver I		Power anagement	Interrupt Management	Test Management
Serial AUDIO	JDIO Codec		Time Slot Management	Frame Managemen	t Line Interface



32.5 Pin Name List

Table 32-1. I/O Lines Description

Pin Name	Pin Description	Туре
RF	Receiver Frame Synchro	Input/Output
RK	Receiver Clock	Input/Output
RD	Receiver Data	Input
TF	Transmitter Frame Synchro	Input/Output
TK	Transmitter Clock	Input/Output
TD	Transmitter Data	Output

32.6 Product Dependencies

32.6.1 I/O Lines

The pins used for interfacing the compliant external devices may be multiplexed with PIO lines.

Before using the SSC receiver, the PIO controller must be configured to dedicate the SSC receiver I/O lines to the SSC peripheral mode.

Before using the SSC transmitter, the PIO controller must be configured to dedicate the SSC transmitter I/O lines to the SSC peripheral mode.

Table 32-2. I/O Lines

Instance	Signal	I/O Line	Peripheral
SSC	RD	PA18	Α
SSC	RF	PA20	Α
SSC	RK	PA19	Α
SSC	TD	PA17	Α
SSC	TF	PA15	Α
SSC	TK	PA16	Α

32.6.2 Power Management

The SSC is not continuously clocked. The SSC interface may be clocked through the Power Management Controller (PMC), therefore the programmer must first configure the PMC to enable the SSC clock.

32.6.3 Interrupt

The SSC interface has an interrupt line connected to the interrupt controller. Handling interrupts requires programming the interrupt controller before configuring the SSC.

All SSC interrupts can be enabled/disabled configuring the SSC Interrupt mask register. Each pending and

Table 32-3. Peripheral IDs

Instance	ID
SSC	22

unmasked SSC interrupt will assert the SSC interrupt line. The SSC interrupt service routine can get the interrupt origin by reading the SSC interrupt status register.




32.7 Functional Description

This chapter contains the functional description of the following: SSC Functional Block, Clock Management, Data format, Start, Transmitter, Receiver and Frame Sync.

The receiver and transmitter operate separately. However, they can work synchronously by programming the receiver to use the transmit clock and/or to start a data transfer when transmission starts. Alternatively, this can be done by programming the transmitter to use the receive clock and/or to start a data transfer when reception starts. The transmitter and the receiver can be programmed to operate with the clock signals provided on either the TK or RK pins. This allows the SSC to support many slave-mode data transfers. The maximum clock speed allowed on the TK and RK pins is the master clock divided by 2.

Figure 32-3. SSC Functional Block Diagram



32.7.1 Clock Management

The transmitter clock can be generated by:

- an external clock received on the TK I/O pad
- the receiver clock
- the internal clock divider

The receiver clock can be generated by:




- an external clock received on the RK I/O pad
- the transmitter clock
- the internal clock divider

Furthermore, the transmitter block can generate an external clock on the TK I/O pad, and the receiver block can generate an external clock on the RK I/O pad.

This allows the SSC to support many Master and Slave Mode data transfers.

32.7.1.1 Clock Divider


Figure 32-4. Divided Clock Block Diagram



The Master Clock divider is determined by the 12-bit field DIV counter and comparator (so its maximal value is 4095) in the Clock Mode Register SSC_CMR, allowing a Master Clock division by up to 8190. The Divided Clock is provided to both the Receiver and Transmitter. When this field is programmed to 0, the Clock Divider is not used and remains inactive.

When DIV is set to a value equal to or greater than 1, the Divided Clock has a frequency of Master Clock divided by 2 times DIV. Each level of the Divided Clock has a duration of the Master Clock multiplied by DIV. This ensures a 50% duty cycle for the Divided Clock regardless of whether the DIV value is even or odd.

Figure 32-5. Divided Clock Generation




32.7.1.2 Transmitter Clock Management

The transmitter clock is generated from the receiver clock or the divider clock or an external clock scanned on the TK I/O pad. The transmitter clock is selected by the CKS field in SSC_TCMR (Transmit Clock Mode Register). Transmit Clock can be inverted independently by the CKI bits in SSC_TCMR.

The transmitter can also drive the TK I/O pad continuously or be limited to the actual data transfer. The clock output is configured by the SSC_TCMR register. The Transmit Clock Inversion (CKI) bits have no effect on the clock outputs. Programming the TCMR register to select TK pin (CKS field) and at the same time Continuous Transmit Clock (CKO field) might lead to unpredictable results.

Figure 32-6. Transmitter Clock Management




32.7.1.3 Receiver Clock Management

The receiver clock is generated from the transmitter clock or the divider clock or an external clock scanned on the RK I/O pad. The Receive Clock is selected by the CKS field in SSC_RCMR (Receive Clock Mode Register). Receive Clocks can be inverted independently by the CKI bits in SSC_RCMR.

The receiver can also drive the RK I/O pad continuously or be limited to the actual data transfer. The clock output is configured by the SSC_RCMR register. The Receive Clock Inversion (CKI) bits have no effect on the clock outputs. Programming the RCMR register to select RK pin (CKS field) and at the same time Continuous Receive Clock (CKO field) can lead to unpredictable results.



Figure 32-7. Receiver Clock Management



32.7.1.4 Serial Clock Ratio Considerations

The Transmitter and the Receiver can be programmed to operate with the clock signals provided on either the TK or RK pins. This allows the SSC to support many slave-mode data transfers. In this case, the maximum clock speed allowed on the RK pin is:

- Master Clock divided by 2 if Receiver Frame Synchro is input
- Master Clock divided by 3 if Receiver Frame Synchro is output

In addition, the maximum clock speed allowed on the TK pin is:

- Master Clock divided by 6 if Transmit Frame Synchro is input
- Master Clock divided by 2 if Transmit Frame Synchro is output

32.7.2 Transmitter Operations

A transmitted frame is triggered by a start event and can be followed by synchronization data before data transmission.


The start event is configured by setting the Transmit Clock Mode Register (SSC TCMR). See "Start" on page 626.

The frame synchronization is configured setting the Transmit Frame Mode Register (SSC_TFMR). See "Frame Sync" on page 628.

To transmit data, the transmitter uses a shift register clocked by the transmitter clock signal and the start mode selected in the SSC_TCMR. Data is written by the application to the SSC_THR register then transferred to the shift register according to the data format selected.

When both the SSC_THR and the transmit shift register are empty, the status flag TXEMPTY is set in SSC_SR. When the Transmit Holding register is transferred in the Transmit shift register, the status flag TXRDY is set in SSC_SR and additional data can be loaded in the holding register.

Figure 32-8. Transmitter Block Diagram



32.7.3 Receiver Operations

A received frame is triggered by a start event and can be followed by synchronization data before data transmission.

The start event is configured setting the Receive Clock Mode Register (SSC_RCMR). See "Start" on page 626.


The frame synchronization is configured setting the Receive Frame Mode Register (SSC_RFMR). See "Frame Sync" on page 628.

The receiver uses a shift register clocked by the receiver clock signal and the start mode selected in the SSC_RCMR. The data is transferred from the shift register depending on the data format selected.

When the receiver shift register is full, the SSC transfers this data in the holding register, the status flag RXRDY is set in SSC_SR and the data can be read in the receiver holding register. If another transfer occurs before read of the RHR register, the status flag OVERUN is set in SSC_SR and the receiver shift register is transferred in the RHR register.



Figure 32-9. Receiver Block Diagram



32.7.4 Start

The transmitter and receiver can both be programmed to start their operations when an event occurs, respectively in the Transmit Start Selection (START) field of SSC_TCMR and in the Receive Start Selection (START) field of SSC_RCMR.

Under the following conditions the start event is independently programmable:

- Continuous. In this case, the transmission starts as soon as a word is written in SSC_THR and the reception starts as soon as the Receiver is enabled.
- Synchronously with the transmitter/receiver
- On detection of a falling/rising edge on TF/RF
- On detection of a low level/high level on TF/RF
- On detection of a level change or an edge on TF/RF

A start can be programmed in the same manner on either side of the Transmit/Receive Clock Register (RCMR/TCMR). Thus, the start could be on TF (Transmit) or RF (Receive).

Moreover, the Receiver can start when data is detected in the bit stream with the Compare Functions.

Detection on TF/RF input/output is done by the field FSOS of the Transmit/Receive Frame Mode Register (TFMR/RFMR).

Figure 32-10. Transmit Start Mode





Figure 32-11. Receive Pulse/Edge Start Modes





32.7.5 Frame Sync

The Transmitter and Receiver Frame Sync pins, TF and RF, can be programmed to generate different kinds of frame synchronization signals. The Frame Sync Output Selection (FSOS) field in the Receive Frame Mode Register (SSC_RFMR) and in the Transmit Frame Mode Register (SSC_TFMR) are used to select the required waveform.

- Programmable low or high levels during data transfer are supported.
- Programmable high levels before the start of data transfers or toggling are also supported.

If a pulse waveform is selected, the Frame Sync Length (FSLEN) field in SSC_RFMR and SSC_TFMR programs the length of the pulse, from 1 bit time up to 256 bit time.

The periodicity of the Receive and Transmit Frame Sync pulse output can be programmed through the Period Divider Selection (PERIOD) field in SSC_RCMR and SSC_TCMR.

32.7.5.1 Frame Sync Data

Frame Sync Data transmits or receives a specific tag during the Frame Sync signal.

During the Frame Sync signal, the Receiver can sample the RD line and store the data in the Receive Sync Holding Register and the transmitter can transfer Transmit Sync Holding Register in the Shifter Register. The data length to be sampled/shifted out during the Frame Sync signal is programmed by the FSLEN field in SSC_RFMR/SSC_TFMR and has a maximum value of 16.

Concerning the Receive Frame Sync Data operation, if the Frame Sync Length is equal to or lower than the delay between the start event and the actual data reception, the data sampling operation is performed in the Receive Sync Holding Register through the Receive Shift Register.


The Transmit Frame Sync Operation is performed by the transmitter only if the bit Frame Sync Data Enable (FSDEN) in SSC_TFMR is set. If the Frame Sync length is equal to or lower than the delay between the start event and the actual data transmission, the normal transmission has priority and the data contained in the Transmit Sync Holding Register is transferred in the Transmit Register, then shifted out.

32.7.5.2 Frame Sync Edge Detection

The Frame Sync Edge detection is programmed by the FSEDGE field in SSC_RFMR/SSC_TFMR. This sets the corresponding flags RXSYN/TXSYN in the SSC Status Register (SSC_SR) on frame synchro edge detection (signals RF/TF).

32.7.6 Receive Compare Modes

Figure 32-12. Receive Compare Modes



32.7.6.1 Compare Functions

Length of the comparison patterns (Compare 0, Compare 1) and thus the number of bits they are compared to is defined by FSLEN, but with a maximum value of 16 bits. Comparison is always done by comparing the last bits received with the comparison pattern. Compare 0 can be one start event of the Receiver. In this case, the receiver compares at each new sample the last bits received at the Compare 0 pattern contained in the Compare 0



Register (SSC_RC0R). When this start event is selected, the user can program the Receiver to start a new data transfer either by writing a new Compare 0, or by receiving continuously until Compare 1 occurs. This selection is done with the bit (STOP) in SSC_RCMR.

32.7.7 Data Format

The data framing format of both the transmitter and the receiver are programmable through the Transmitter Frame Mode Register (SSC_TFMR) and the Receiver Frame Mode Register (SSC_RFMR). In either case, the user can independently select:

- the event that starts the data transfer (START)
- the delay in number of bit periods between the start event and the first data bit (STTDLY)
- the length of the data (DATLEN)
- the number of data to be transferred for each start event (DATNB).
- the length of synchronization transferred for each start event (FSLEN)
- the bit sense: most or lowest significant bit first (MSBF)


Additionally, the transmitter can be used to transfer synchronization and select the level driven on the TD pin while not in data transfer operation. This is done respectively by the Frame Sync Data Enable (FSDEN) and by the Data Default Value (DATDEF) bits in SSC_TFMR.



Table 32-4. Data Frame Registers


Transmitter	Receiver	Field	Length	Comment	
SSC_TFMR	SSC_RFMR	DATLEN	Up to 32	Size of word	
SSC_TFMR	SSC_RFMR	DATNB	Up to 16	Number of words transmitted in frame	
SSC_TFMR	SSC_RFMR	MSBF		Most significant bit first	
SSC_TFMR	SSC_RFMR	FSLEN	Up to 16	Size of Synchro data register	
SSC_TFMR		DATDEF	0 or 1	Data default value ended	
SSC_TFMR		FSDEN		Enable send SSC_TSHR	
SSC_TCMR	SSC_RCMR	PERIOD	Up to 512	Frame size	
SSC_TCMR	SSC_RCMR	STTDLY	Up to 255	Size of transmit start delay	

Figure 32-13. Transmit and Receive Frame Format in Edge/Pulse Start Modes



Note: 1. Example of input on falling edge of TF/RF.


Figure 32-14. Transmit Frame Format in Continuous Mode



Start: 1. TXEMPTY set to 1 2. Write into the SSC_THR

Note: 1. STTDLY is set to 0. In this example, SSC_THR is loaded twice. FSDEN value has no effect on the transmission. SyncData cannot be output in continuous mode.

Figure 32-15. Receive Frame Format in Continuous Mode



Note: 1. STTDLY is set to 0.

32.7.8 Loop Mode


The receiver can be programmed to receive transmissions from the transmitter. This is done by setting the Loop Mode (LOOP) bit in SSC_RFMR. In this case, RD is connected to TD, RF is connected to TF and RK is connected to TK.

32.7.9 Interrupt

Most bits in SSC_SR have a corresponding bit in interrupt management registers.

The SSC can be programmed to generate an interrupt when it detects an event. The interrupt is controlled by writing SSC_IER (Interrupt Enable Register) and SSC_IDR (Interrupt Disable Register) These registers enable and disable, respectively, the corresponding interrupt by setting and clearing the corresponding bit in SSC_IMR (Interrupt Mask Register), which controls the generation of interrupts by asserting the SSC interrupt line connected to the interrupt controller.

Figure 32-16. Interrupt Block Diagram





32.8 SSC Application Examples

The SSC can support several serial communication modes used in audio or high speed serial links. Some standard applications are shown in the following figures. All serial link applications supported by the SSC are not listed here.

Figure 32-17. Audio Application Block Diagram




Figure 32-18. Codec Application Block Diagram





Figure 32-19. Time Slot Application Block Diagram





32.8.1 Write Protection Registers

To prevent any single software error that may corrupt SSC behavior, certain address spaces can be write-protected by setting the WPEN bit in the "SSC Write Protect Mode Register" (SSC_WPMR).

If a write access to the protected registers is detected, then the WPVS flag in the SSC Write Protect Status Register (US_WPSR) is set and the field WPVSRC indicates in which register the write access has been attempted.

The WPVS flag is reset by writing the SSC Write Protect Mode Register (SSC_WPMR) with the appropriate access key, WPKEY.

The protected registers are:

- "SSC Clock Mode Register" on page 637
- "SSC Receive Clock Mode Register" on page 638
- "SSC Receive Frame Mode Register" on page 640
- "SSC Transmit Clock Mode Register" on page 642
- "SSC Transmit Frame Mode Register" on page 644
- "SSC Receive Compare 0 Register" on page 650
- "SSC Receive Compare 1 Register" on page 651

32.9 Synchronous Serial Controller (SSC) User Interface

Table 32-5. Register Mapping

Offset	Register	Name	Access	Reset
0x0	Control Register	SSC_CR	Write-only	_
0x4	Clock Mode Register	SSC_CMR	Read-write	0x0
0x8	Reserved	_	_	_
0xC	Reserved	-	_	_
0x10	Receive Clock Mode Register	SSC_RCMR	Read-write	0x0
0x14	Receive Frame Mode Register	SSC_RFMR	Read-write	0x0
0x18	Transmit Clock Mode Register	SSC_TCMR	Read-write	0x0
0x1C	Transmit Frame Mode Register	SSC_TFMR	Read-write	0x0
0x20	Receive Holding Register	SSC_RHR	Read-only	0x0
0x24	Transmit Holding Register	SSC_THR	Write-only	_
0x28	Reserved	-	_	_
0x2C	Reserved	_	_	_
0x30	Receive Sync. Holding Register	SSC_RSHR	Read-only	0x0
0x34	Transmit Sync. Holding Register	SSC_TSHR	Read-write	0x0
0x38	Receive Compare 0 Register	SSC_RC0R	Read-write	0x0
0x3C	Receive Compare 1 Register	SSC_RC1R	Read-write	0x0
0x40	Status Register	SSC_SR	Read-only	0x000000CC
0x44	Interrupt Enable Register	SSC_IER	Write-only	_
0x48	Interrupt Disable Register	SSC_IDR	Write-only	_
0x4C	Interrupt Mask Register	SSC_IMR	Read-only	0x0
0xE4	Write Protect Mode Register	SSC_WPMR	Read-write	0x0
0xE8	Write Protect Status Register	SSC_WPSR	Read-only	0x0
0x50-0xFC	Reserved	_	_	-
0x100-0x128	Reserved for PDC registers.	_	_	_



32.9.1 SSC Control Register

Name: SSC_CR:
Address: 0x40004000
Access: Write-only

Access.	vviite-only						
31	30	29	28	27	26	25	24
_	_	-	_	_	_	_	-
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
SWRST	-	_	_	_	_	TXDIS	TXEN
7	6	5	4	3	2	1	0
_	-	_	_	_	_	RXDIS	RXEN

• RXEN: Receive Enable

0 = No effect.

1 = Enables Receive if RXDIS is not set.

• RXDIS: Receive Disable

0 = No effect.

1 = Disables Receive. If a character is currently being received, disables at end of current character reception.

• TXEN: Transmit Enable

0 = No effect.

1 = Enables Transmit if TXDIS is not set.

• TXDIS: Transmit Disable

0 = No effect.

1 = Disables Transmit. If a character is currently being transmitted, disables at end of current character transmission.

• SWRST: Software Reset

0 = No effect.

1 = Performs a software reset. Has priority on any other bit in SSC_CR.

32.9.2 SSC Clock Mode Register

Name: SSC_CMR Address: 0x40004004 Access: Read-write DIV DIV

This register can only be written if the WPEN bit is cleared in "SSC Write Protect Mode Register".

• DIV: Clock Divider

0 = The Clock Divider is not active.

Any Other Value: The Divided Clock equals the Master Clock divided by 2 times DIV. The maximum bit rate is MCK/2. The minimum bit rate is MCK/2 x 4095 = MCK/8190.



32.9.3 SSC Receive Clock Mode Register

Name: SSC_RCMR
Address: 0x40004010
Access: Read-write

25	0.4
	24
17	16
9	8
START	
1	0
C	CKS
	17 9 START

This register can only be written if the WPEN bit is cleared in "SSC Write Protect Mode Register".

• CKS: Receive Clock Selection

Value	Name	Description
0	MCK	Divided Clock
1	TK	TK Clock signal
2	RK	RK pin

• CKO: Receive Clock Output Mode Selection

Value	Name	Description
0	NONE	None, RK pin is an input
1	CONTINUOUS	Continuous Receive Clock, RK pin is an output
2	TRANSFER	Receive Clock only during data transfers, RK pin is an output

• CKI: Receive Clock Inversion

0 = The data inputs (Data and Frame Sync signals) are sampled on Receive Clock falling edge. The Frame Sync signal output is shifted out on Receive Clock rising edge.

1 = The data inputs (Data and Frame Sync signals) are sampled on Receive Clock rising edge. The Frame Sync signal output is shifted out on Receive Clock falling edge.

CKI affects only the Receive Clock and not the output clock signal.



• CKG: Receive Clock Gating Selection

Va	alue	Name	Description
	0	CONTINUOUS	None
	1	EN_RF_LOW	Receive Clock enabled only if RF Low
	2	EN_RF_HIGH	Receive Clock enabled only if RF High

• START: Receive Start Selection

Value	Name	Description
0	CONTINUOUS	Continuous, as soon as the receiver is enabled, and immediately after the end of transfer of the previous data.
1	TRANSMIT	Transmit start
2	RF_LOW	Detection of a low level on RF signal
3	RF_HIGH	Detection of a high level on RF signal
4	RF_FALLING	Detection of a falling edge on RF signal
5	RF_RISING	Detection of a rising edge on RF signal
6	RF_LEVEL	Detection of any level change on RF signal
7	RF_EDGE	Detection of any edge on RF signal
8	CMP_0	Compare 0

• STOP: Receive Stop Selection

0 = After completion of a data transfer when starting with a Compare 0, the receiver stops the data transfer and waits for a new compare 0.

1 = After starting a receive with a Compare 0, the receiver operates in a continuous mode until a Compare 1 is detected.

STTDLY: Receive Start Delay

If STTDLY is not 0, a delay of STTDLY clock cycles is inserted between the start event and the actual start of reception. When the Receiver is programmed to start synchronously with the Transmitter, the delay is also applied.

Note: It is very important that STTDLY be set carefully. If STTDLY must be set, it should be done in relation to TAG (Receive Sync Data) reception.

• PERIOD: Receive Period Divider Selection

This field selects the divider to apply to the selected Receive Clock in order to generate a new Frame Sync Signal. If 0, no PERIOD signal is generated. If not 0, a PERIOD signal is generated each 2 x (PERIOD+1) Receive Clock.



32.9.4 SSC Receive Frame Mode Register

Name: SSC_RFMR
Address: 0x40004014
Access: Read-write

31	30	29	28	27	26	25	24
	FSLE	N_EXT		_	_	_	FSEDGE
23	22	21	20	19	18	17	16
_		FSOS			FSL	-EN	
15	14	13	12	11	10	9	8
_	-	_	-		DAT	ΓNB	
7	6	5	4	3	2	1	0
MSBF	_	LOOP			DATLEN		

This register can only be written if the WPEN bit is cleared in "SSC Write Protect Mode Register".

DATLEN: Data Length

0 = Forbidden value (1-bit data length not supported).

Any other value: The bit stream contains DATLEN + 1 data bits. Moreover, it defines the transfer size performed by the PDC assigned to the Receiver. If DATLEN is lower or equal to 7, data transfers are in bytes. If DATLEN is between 8 and 15 (included), half-words are transferred, and for any other value, 32-bit words are transferred.

LOOP: Loop Mode

0 = Normal operating mode.

1 = RD is driven by TD, RF is driven by TF and TK drives RK.

MSBF: Most Significant Bit First

0 = The lowest significant bit of the data register is sampled first in the bit stream.

1 = The most significant bit of the data register is sampled first in the bit stream.

• DATNB: Data Number per Frame

This field defines the number of data words to be received after each transfer start, which is equal to (DATNB + 1).

FSLEN: Receive Frame Sync Length

This field defines the number of bits sampled and stored in the Receive Sync Data Register. When this mode is selected by the START field in the Receive Clock Mode Register, it also determines the length of the sampled data to be compared to the Compare 0 or Compare 1 register.

This field is used with FSLEN EXT to determine the pulse length of the Receive Frame Sync signal.

Pulse length is equal to FSLEN + (FSLEN_EXT * 16) + 1 Receive Clock periods.



• FSOS: Receive Frame Sync Output Selection

Value	Name	Description
0	NONE	None, RF pin is an input
1	NEGATIVE	Negative Pulse, RF pin is an output
2	POSITIVE	Positive Pulse, RF pin is an output
3	LOW	Driven Low during data transfer, RF pin is an output
4	HIGH	Driven High during data transfer, RF pin is an output
5	TOGGLING	Toggling at each start of data transfer, RF pin is an output

• FSEDGE: Frame Sync Edge Detection

Determines which edge on Frame Sync will generate the interrupt RXSYN in the SSC Status Register.

Value	Name	Description
0	POSITIVE	Positive Edge Detection
1	NEGATIVE	Negative Edge Detection

• FSLEN_EXT: FSLEN Field Extension

Extends FSLEN field. For details, refer to FSLEN bit description on page 640.



32.9.5 SSC Transmit Clock Mode Register

Name: SSC_TCMR
Address: 0x40004018
Access: Read-write

Access.	read-write						
31	30	29	28	27	26	25	24
			PEF	RIOD			
23	22	21	20	19	18	17	16
			STT	DLY			
15	14	13	12	11	10	9	8
_	-	_	_		STA	RT	
7	6	5	4	3	2	1	0
	CKG	CKI		CKO		Cł	KS

This register can only be written if the WPEN bit is cleared in "SSC Write Protect Mode Register".

• CKS: Transmit Clock Selection

Value	Name	Description
0	MCK	Divided Clock
1	RK	RK Clock signal
2	TK	TK pin

• CKO: Transmit Clock Output Mode Selection

Value	Name	Description
0	NONE	None, TK pin is an input
1	CONTINUOUS	Continuous Transmit Clock, TK pin is an output
2	TRANSFER	Transmit Clock only during data transfers, TK pin is an output

• CKI: Transmit Clock Inversion

0 = The data outputs (Data and Frame Sync signals) are shifted out on Transmit Clock falling edge. The Frame sync signal input is sampled on Transmit clock rising edge.

1 = The data outputs (Data and Frame Sync signals) are shifted out on Transmit Clock rising edge. The Frame sync signal input is sampled on Transmit clock falling edge.

CKI affects only the Transmit Clock and not the output clock signal.



• CKG: Transmit Clock Gating Selection

Value	Name	Description
0	CONTINUOUS	None
1	EN_TF_LOW	Transmit Clock enabled only if TF Low
2	EN_TF_HIGH	Transmit Clock enabled only if TF High

• START: Transmit Start Selection

Value	Name	Description
0	CONTINUOUS	Continuous, as soon as a word is written in the SSC_THR Register (if Transmit is enabled), and immediately after the end of transfer of the previous data
1	RECEIVE	Receive start
2	TF_LOW	Detection of a low level on TF signal
3	TF_HIGH	Detection of a high level on TF signal
4	TF_FALLING	Detection of a falling edge on TF signal
5	TF_RISING	Detection of a rising edge on TF signal
6	TF_LEVEL	Detection of any level change on TF signal
7	TF_EDGE	Detection of any edge on TF signal

• STTDLY: Transmit Start Delay

If STTDLY is not 0, a delay of STTDLY clock cycles is inserted between the start event and the actual start of transmission of data. When the Transmitter is programmed to start synchronously with the Receiver, the delay is also applied.

Note: STTDLY must be set carefully. If STTDLY is too short in respect to TAG (Transmit Sync Data) emission, data is emitted instead of the end of TAG.

PERIOD: Transmit Period Divider Selection

This field selects the divider to apply to the selected Transmit Clock to generate a new Frame Sync Signal. If 0, no period signal is generated. If not 0, a period signal is generated at each 2 x (PERIOD+1) Transmit Clock.



32.9.6 SSC Transmit Frame Mode Register

Name: SSC_TFMR
Address: 0x4000401C
Access: Read-write

710000.	rtodd write								
31	30	29	28	27	26	25	24		
	FSLEN_EXT				_	-	FSEDGE		
23	22	21	20	19	18	17	16		
FSDEN		FSOS				FSLEN			
15	14	13	12	11	10	9	8		
_	-	_	_		DAT	NB			
7	6	5	4	3	2	1	0		
MSBF	-	DATDEF			DATLEN				

This register can only be written if the WPEN bit is cleared in "SSC Write Protect Mode Register".

DATLEN: Data Length

0 = Forbidden value (1-bit data length not supported).

Any other value: The bit stream contains DATLEN + 1 data bits. Moreover, it defines the transfer size performed by the PDC assigned to the Transmit. If DATLEN is lower or equal to 7, data transfers are bytes, if DATLEN is between 8 and 15 (included), half-words are transferred, and for any other value, 32-bit words are transferred.

• DATDEF: Data Default Value

This bit defines the level driven on the TD pin while out of transmission. Note that if the pin is defined as multi-drive by the PIO Controller, the pin is enabled only if the SCC TD output is 1.

MSBF: Most Significant Bit First

0 = The lowest significant bit of the data register is shifted out first in the bit stream.

1 = The most significant bit of the data register is shifted out first in the bit stream.

• DATNB: Data Number per frame

This field defines the number of data words to be transferred after each transfer start, which is equal to (DATNB +1).

FSLEN: Transmit Frame Sync Length

This field defines the length of the Transmit Frame Sync signal and the number of bits shifted out from the Transmit Sync Data Register if FSDEN is 1.

This field is used with FSLEN_EXT to determine the pulse length of the Transmit Frame Sync signal.

Pulse length is equal to FSLEN + (FSLEN_EXT * 16) + 1 Transmit Clock period.



• FSOS: Transmit Frame Sync Output Selection

Value	Name	Description		
0	NONE	None, RF pin is an input		
1	NEGATIVE	Negative Pulse, RF pin is an output		
2	POSITIVE	Positive Pulse, RF pin is an output		
3	LOW	Driven Low during data transfer		
4	HIGH	Driven High during data transfer		
5	TOGGLING	Toggling at each start of data transfer		

• FSDEN: Frame Sync Data Enable

0 = The TD line is driven with the default value during the Transmit Frame Sync signal.

1 = SSC_TSHR value is shifted out during the transmission of the Transmit Frame Sync signal.

• FSEDGE: Frame Sync Edge Detection

Determines which edge on frame sync will generate the interrupt TXSYN (Status Register).

Value	Name	Description			
0	POSITIVE	Positive Edge Detection			
1	NEGATIVE	Negative Edge Detection			

• FSLEN_EXT: FSLEN Field Extension

Extends FSLEN field. For details, refer to FSLEN bit description on page 644.



32.9.7 SSC Receive Holding Register

Name: SSC_RHR
Address: 0x40004020
Access: Read-only

31	30	29	28	27	26	25	24			
	RDAT									
23	22	21	20	19	18	17	16			
	RDAT									
15	14	13	12	11	10	9	8			
	RDAT									
7	6	5	4	3	2	1	0			
	RDAT									

• RDAT: Receive Data

Right aligned regardless of the number of data bits defined by DATLEN in SSC_RFMR.

32.9.8 SSC Transmit Holding Register

Name: SSC_THR
Address: 0x40004024
Access: Write-only

31	30	29	28	27	26	25	24			
	TDAT									
23	22	21	20	19	18	17	16			
	TDAT									
15	14	13	12	11	10	9	8			
	TDAT									
7	6	5	4	3	2	1	0			
			TD	AT						

• TDAT: Transmit Data

Right aligned regardless of the number of data bits defined by DATLEN in SSC_TFMR.



32.9.9 SSC Receive Synchronization Holding Register

Name: SSC_RSHR
Address: 0x40004030
Access: Read-only

	•								
31	30	29	28	27	26	25	24		
_	-	_	_	-	_	-	_		
23	22	21	20	19	18	17	16		
_	_	_	_	_	_	-	_		
15	14	13	12	11	10	9	8		
	RSDAT								
7	6	5	4	3	2	1	0		
RSDAT									

[•] RSDAT: Receive Synchronization Data

32.9.10 SSC Transmit Synchronization Holding Register

SSC_TSHR Name: Address: 0x40004034 Access: Read-write TSDAT

TSDAT



[•] TSDAT: Transmit Synchronization Data

32.9.11 SSC Receive Compare 0 Register

SSC_RC0R Name: Address: 0x40004038 Access: Read-write CP0 CP0

This register can only be written if the WPEN bit is cleared in "SSC Write Protect Mode Register".

• CP0: Receive Compare Data 0

32.9.12 SSC Receive Compare 1 Register

SSC_RC1R Name: Address: 0x4000403C Access: Read-write CP1

CP1

This register can only be written if the WPEN bit is cleared in "SSC Write Protect Mode Register".

• CP1: Receive Compare Data 1



32.9.13 SSC Status Register

Name: SSC_SR

Address: 0x40004040

Access: Read-only

, 100000.	. toda omy						
31	30	29	28	27	26	25	24
_	_	-	-	-	-	-	-
23	22	21	20	19	18	17	16
_	-	-	-	_	-	RXEN	TXEN
15	14	13	12	11	10	9	8
_	_	_	_	RXSYN	TXSYN	CP1	CP0
7	6	5	4	3	2	1	0
RXBUFF	ENDRX	OVRUN	RXRDY	TXBUFE	ENDTX	TXEMPTY	TXRDY

• TXRDY: Transmit Ready

0 = Data has been loaded in SSC THR and is waiting to be loaded in the Transmit Shift Register (TSR).

1 = SSC_THR is empty.

• TXEMPTY: Transmit Empty

0 = Data remains in SSC_THR or is currently transmitted from TSR.

1 = Last data written in SSC_THR has been loaded in TSR and last data loaded in TSR has been transmitted.

• ENDTX: End of Transmission

0 = The register SSC TCR has not reached 0 since the last write in SSC TCR or SSC TNCR.

1 = The register SSC_TCR has reached 0 since the last write in SSC_TCR or SSC_TNCR.

• TXBUFE: Transmit Buffer Empty

0 = SSC_TCR or SSC_TNCR have a value other than 0.

1 = Both SSC TCR and SSC TNCR have a value of 0.

• RXRDY: Receive Ready

 $0 = SSC_RHR$ is empty.

1 = Data has been received and loaded in SSC_RHR.

OVRUN: Receive Overrun

0 = No data has been loaded in SSC_RHR while previous data has not been read since the last read of the Status Register.

1 = Data has been loaded in SSC_RHR while previous data has not yet been read since the last read of the Status Register.

. ENDRX: End of Reception

0 = Data is written on the Receive Counter Register or Receive Next Counter Register.

1 = End of PDC transfer when Receive Counter Register has arrived at zero.

• RXBUFF: Receive Buffer Full

0 = SSC_RCR or SSC_RNCR have a value other than 0.

1 = Both SSC_RCR and SSC_RNCR have a value of 0.

CP0: Compare 0

0 = A compare 0 has not occurred since the last read of the Status Register.

1 = A compare 0 has occurred since the last read of the Status Register.

• CP1: Compare 1

0 = A compare 1 has not occurred since the last read of the Status Register.

1 = A compare 1 has occurred since the last read of the Status Register.

• TXSYN: Transmit Sync

0 = A Tx Sync has not occurred since the last read of the Status Register.

1 = A Tx Sync has occurred since the last read of the Status Register.

• RXSYN: Receive Sync

0 = An Rx Sync has not occurred since the last read of the Status Register.

1 = An Rx Sync has occurred since the last read of the Status Register.

• TXEN: Transmit Enable

0 = Transmit is disabled.

1 = Transmit is enabled.

• RXEN: Receive Enable

0 = Receive is disabled.

1 = Receive is enabled.



32.9.14 SSC Interrupt Enable Register

Name: SSC_IER
Address: 0x40004044
Access: Write-only

Access:	Write-only						
31	30	29	28	27	26	25	24
_	_	-	-	_	_	_	-
23	22	21	20	19	18	17	16
_	-	-	-	_	-	-	_
15	14	13	12	11	10	9	8
_	_	_	_	RXSYN	TXSYN	CP1	CP0
7	6	5	4	3	2	1	0
RXBUFF	ENDRX	OVRUN	RXRDY	TXBUFE	ENDTX	TXEMPTY	TXRDY

• TXRDY: Transmit Ready Interrupt Enable

0 = No effect.

1 = Enables the Transmit Ready Interrupt.

• TXEMPTY: Transmit Empty Interrupt Enable

0 = No effect.

1 = Enables the Transmit Empty Interrupt.

• ENDTX: End of Transmission Interrupt Enable

0 = No effect.

1 = Enables the End of Transmission Interrupt.

• TXBUFE: Transmit Buffer Empty Interrupt Enable

0 = No effect.

1 = Enables the Transmit Buffer Empty Interrupt

• RXRDY: Receive Ready Interrupt Enable

0 = No effect.

1 = Enables the Receive Ready Interrupt.

• OVRUN: Receive Overrun Interrupt Enable

0 = No effect.

1 = Enables the Receive Overrun Interrupt.

• ENDRX: End of Reception Interrupt Enable

0 = No effect.

1 = Enables the End of Reception Interrupt.

• RXBUFF: Receive Buffer Full Interrupt Enable

- 0 = No effect.
- 1 = Enables the Receive Buffer Full Interrupt.

• CP0: Compare 0 Interrupt Enable

- 0 = No effect.
- 1 = Enables the Compare 0 Interrupt.

• CP1: Compare 1 Interrupt Enable

- 0 = No effect.
- 1 = Enables the Compare 1 Interrupt.

• TXSYN: Tx Sync Interrupt Enable

- 0 = No effect.
- 1 = Enables the Tx Sync Interrupt.

• RXSYN: Rx Sync Interrupt Enable

- 0 = No effect.
- 1 = Enables the Rx Sync Interrupt.



32.9.15 SSC Interrupt Disable Register

Name: SSC_IDR
Address: 0x40004048
Access: Write-only

Access:	Write-only						
31	30	29	28	27	26	25	24
_	_	_	-	-	_	-	_
23	22	21	20	19	18	17	16
_	_	_	-	-	_	-	_
15	14	13	12	11	10	9	8
_	_	_	_	RXSYN	TXSYN	CP1	CP0
7	6	5	4	3	2	1	0
RXBUFF	ENDRX	OVRUN	RXRDY	TXBUFE	ENDTX	TXEMPTY	TXRDY

• TXRDY: Transmit Ready Interrupt Disable

0 = No effect.

1 = Disables the Transmit Ready Interrupt.

• TXEMPTY: Transmit Empty Interrupt Disable

0 = No effect.

1 = Disables the Transmit Empty Interrupt.

• ENDTX: End of Transmission Interrupt Disable

0 = No effect.

1 = Disables the End of Transmission Interrupt.

• TXBUFE: Transmit Buffer Empty Interrupt Disable

0 = No effect.

1 = Disables the Transmit Buffer Empty Interrupt.

• RXRDY: Receive Ready Interrupt Disable

0 = No effect.

1 = Disables the Receive Ready Interrupt.

• OVRUN: Receive Overrun Interrupt Disable

0 = No effect.

1 = Disables the Receive Overrun Interrupt.

• ENDRX: End of Reception Interrupt Disable

0 = No effect.

1 = Disables the End of Reception Interrupt.

• RXBUFF: Receive Buffer Full Interrupt Disable

- 0 = No effect.
- 1 = Disables the Receive Buffer Full Interrupt.

• CP0: Compare 0 Interrupt Disable

- 0 = No effect.
- 1 = Disables the Compare 0 Interrupt.

• CP1: Compare 1 Interrupt Disable

- 0 = No effect.
- 1 = Disables the Compare 1 Interrupt.

• TXSYN: Tx Sync Interrupt Enable

- 0 = No effect.
- 1 = Disables the Tx Sync Interrupt.

• RXSYN: Rx Sync Interrupt Enable

- 0 = No effect.
- 1 = Disables the Rx Sync Interrupt.



32.9.16 SSC Interrupt Mask Register

Name: SSC_IMR
Address: 0x4000404C

RXBUFF

Access:	Read-only					
31	30	29	28	27	26	
_	_		_	_		П

OVRUN

_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	-	_
15	14	13	12	11	10	9	8
_	_	-	-	RXSYN	TXSYN	CP1	CP0
7	6	5	1	2	2	1	0

TXBUFE

ENDTX

RXRDY

25

TXEMPTY

24

TXRDY

• TXRDY: Transmit Ready Interrupt Mask

ENDRX

0 = The Transmit Ready Interrupt is disabled.

1 = The Transmit Ready Interrupt is enabled.

• TXEMPTY: Transmit Empty Interrupt Mask

0 = The Transmit Empty Interrupt is disabled.

1 = The Transmit Empty Interrupt is enabled.

ENDTX: End of Transmission Interrupt Mask

0 = The End of Transmission Interrupt is disabled.

1 = The End of Transmission Interrupt is enabled.

• TXBUFE: Transmit Buffer Empty Interrupt Mask

0 = The Transmit Buffer Empty Interrupt is disabled.

1 = The Transmit Buffer Empty Interrupt is enabled.

• RXRDY: Receive Ready Interrupt Mask

0 = The Receive Ready Interrupt is disabled.

1 = The Receive Ready Interrupt is enabled.

• OVRUN: Receive Overrun Interrupt Mask

0 = The Receive Overrun Interrupt is disabled.

1 = The Receive Overrun Interrupt is enabled.

• ENDRX: End of Reception Interrupt Mask

0 = The End of Reception Interrupt is disabled.

1 = The End of Reception Interrupt is enabled.

• RXBUFF: Receive Buffer Full Interrupt Mask

- 0 = The Receive Buffer Full Interrupt is disabled.
- 1 = The Receive Buffer Full Interrupt is enabled.

• CP0: Compare 0 Interrupt Mask

- 0 = The Compare 0 Interrupt is disabled.
- 1 = The Compare 0 Interrupt is enabled.

• CP1: Compare 1 Interrupt Mask

- 0 = The Compare 1 Interrupt is disabled.
- 1 = The Compare 1 Interrupt is enabled.

• TXSYN: Tx Sync Interrupt Mask

- 0 = The Tx Sync Interrupt is disabled.
- 1 = The Tx Sync Interrupt is enabled.

• RXSYN: Rx Sync Interrupt Mask

- 0 = The Rx Sync Interrupt is disabled.
- 1 = The Rx Sync Interrupt is enabled.



32.9.17 SSC Write Protect Mode Register

Name: SSC_WPMR
Address: 0x400040E4
Access: Read-write
Reset: See Table 32-5

31	30	29	28	27	26	25	24		
	WPKEY								
23	22	21	20	19	18	17	16		
	WPKEY								
15	14	13	12	11	10	9	8		
	WPKEY								
7	6	5	4	3	2	1	0		
_	_	_	_	_	_	_	WPEN		

• WPEN: Write Protect Enable

0 = Disables the Write Protect if WPKEY corresponds to 0x535343 ("SSC" in ASCII).

1 = Enables the Write Protect if WPKEY corresponds to 0x535343 ("SSC" in ASCII).

Protects the registers:

- "SSC Clock Mode Register" on page 637
- "SSC Receive Clock Mode Register" on page 638
- "SSC Receive Frame Mode Register" on page 640
- "SSC Transmit Clock Mode Register" on page 642
- "SSC Transmit Frame Mode Register" on page 644
- "SSC Receive Compare 0 Register" on page 650
- "SSC Receive Compare 1 Register" on page 651

• WPKEY: Write Protect KEY

Value	Name	Description
0x535343	PASSWD	Writing any other value in this field aborts the write operation of the WPEN bit.
0x333343	FASSVID	Always reads as 0.



32.9.18 SSC Write Protect Status Register

Name: SSC_WPSR
Address: 0x400040E8
Access: Read-only

Reset: See Table 32-5

31	30	29	28	27	26	25	24	
_	_	_	_	_	_	1	_	
23	22	21	20	19	18	17	16	
	WPVSRC							
15	14	13	12	11	10	9	8	
			WPV	/SRC				
7	6	5	4	3	2	1	0	
_	-	-	-	-	-	-	WPVS	

• WPVS: Write Protect Violation Status

0 = No Write Protect Violation has occurred since the last read of the SSC_WPSR register.

1 = A Write Protect Violation has occurred since the last read of the SSC_WPSR register. If this violation is an unauthorized attempt to write a protected register, the associated violation is reported into field WPVSRC.

• WPVSRC: Write Protect Violation Source

When WPVS is active, this field indicates the write-protected register (through address offset or code) in which a write access has been attempted.

Note: Reading SSC_WPSR automatically clears all fields.



33. Serial Peripheral Interface (SPI)

33.1 Description

The Serial Peripheral Interface (SPI) circuit is a synchronous serial data link that provides communication with external devices in Master or Slave mode. It also enables communication between processors if an external processor is connected to the system.

The Serial Peripheral Interface is essentially a Shift register that serially transmits data bits to other SPIs. During a data transfer, one SPI system acts as the "master" which controls the data flow, while the other devices act as "slaves" which have data shifted into and out by the master. Different CPUs can take turn being masters (multiple master protocol, contrary to single master protocol where one CPU is always the master while all of the others are always slaves). One master can simultaneously shift data into multiple slaves. However, only one slave can drive its output to write data back to the master at any given time.

A slave device is selected when the master asserts its NSS signal. If multiple slave devices exist, the master generates a separate slave select signal for each slave (NPCS).

The SPI system consists of two data lines and two control lines:

- Master Out Slave In (MOSI): This data line supplies the output data from the master shifted into the input(s) of the slave(s).
- Master In Slave Out (MISO): This data line supplies the output data from a slave to the input of the master.
 There may be no more than one slave transmitting data during any particular transfer.
- Serial Clock (SPCK): This control line is driven by the master and regulates the flow of the data bits. The
 master can transmit data at a variety of baud rates; there is one SPCK pulse for each bit that is transmitted.
- Slave Select (NSS): This control line allows slaves to be turned on and off by hardware.




33.2 Embedded Characteristics

- Communication with Serial External Devices Supported
 - Master mode can drive SPCK up to peripheral clock
 - Slave mode operates on SPCK, asynchronously with core and bus clock
 - Four chip selects with external decoder support allow communication with up to 15peripherals
 - Serial memories, such as DataFlash and 3-wire EEPROMs
 - Serial peripherals, such as ADCs, DACs, LCD controllers, CAN controllers and sensors
 - External coprocessors
- Master or Slave Serial Peripheral Bus Interface
 - 8-bit to 16-bit programmable data length per chip select
 - Programmable phase and polarity per chip select
 - Programmable transfer delay between consecutive transfers and delay before SPI clock per chip select
 - Programmable delay between chip selects
 - Selectable mode fault detection
- Connection to PDC Channel Capabilities, Optimizing Data Transfers
 - One channel for the receiver
 - One channel for the transmitter.




33.3 Block Diagram

Figure 33-1. Block Diagram



33.4 Application Block Diagram

Figure 33-2. Application Block Diagram: Single Master/Multiple Slave Implementation



33.5 Signal Description

Table 33-1. Signal Description

			Туре
Pin Name	Pin Description	Master	Slave
MISO	Master In Slave Out	Input	Output
MOSI	Master Out Slave In	Output	Input
SPCK	Serial Clock	Output	Input
NPCS1-NPCS3	Peripheral Chip Selects	Output	Unused
NPCS0/NSS	Peripheral Chip Select/Slave Select	Peripheral Chip Select/Slave Select Output Input	

33.6 Product Dependencies

33.6.1 I/O Lines

The pins used for interfacing the compliant external devices can be multiplexed with PIO lines. The programmer must first program the PIO controllers to assign the SPI pins to their peripheral functions.

Table 33-2. I/O Lines

Instance	Signal	I/O Line	Peripheral
SPI	MISO	PA12	Α
SPI	MOSI	PA13	Α



Table 33-2. I/O Lines

SPI	NPCS0	PA11	Α
SPI	NPCS1	PA9	В
SPI	NPCS1	PA31	А
SPI	NPCS1	PB14	А
SPI	NPCS1	PC4	В
SPI	NPCS2	PA10	В
SPI	NPCS2	PA30	В
SPI	NPCS2	PB2	В
SPI	NPCS3	PA3	В
SPI	NPCS3	PA5	В
SPI	NPCS3	PA22	В
SPI	SPCK	PA14	Α

33.6.2 Power Management

The SPI can be clocked through the Power Management Controller (PMC), thus the programmer must first configure the PMC to enable the SPI clock.

33.6.3 Interrupt

The SPI interface has an interrupt line connected to the interrupt controller. Handling the SPI interrupt requires programming the interrupt controller before configuring the SPI.

Table 33-3. Peripheral IDs

Instance	ID
SPI	21

33.6.4 Peripheral DMA Controller (PDC)

The SPI interface can be used in conjunction with the PDC in order to reduce processor overhead. For a full description of the PDC, refer to the corresponding section in the full datasheet.

33.7 Functional Description

33.7.1 Modes of Operation

The SPI operates in Master mode or in Slave mode.

- The SPI operates in Master mode by writing to 1 the MSTR bit in the SPI Mode register (SPI_MR):
 - The pins NPCS0 to NPCS3 are all configured as outputs
 - The SPCK pin is driven
 - The MISO line is wired on the receiver input
 - The MOSI line is driven as an output by the transmitter.
- The SPI operates in Slave mode if the MSTR bit in SPI MR is written to 0:
 - The MISO line is driven by the transmitter output
 - The MOSI line is wired on the receiver input
 - The SPCK pin is driven by the transmitter to synchronize the receiver.



- The NPCS0 pin becomes an input, and is used as a slave select signal (NSS)
- The pins NPCS0 to NPCS3 are not driven and can be used for other purposes.

The data transfers are identically programmable for both modes of operations. The baud rate generator is activated only in Master mode.

33.7.2 Data Transfer

Four combinations of polarity and phase are available for data transfers. The clock polarity is programmed with the CPOL bit in the SPI Chip Select register (SPI_CSR). The clock phase is programmed with the NCPHA bit. These two parameters determine the edges of the clock signal on which data is driven and sampled. Each of the two parameters has two possible states, resulting in four possible combinations that are incompatible with one another. Consequently, a master/slave pair must use the same parameter pair values to communicate. If multiple slaves are connected and require different configurations, the master must reconfigure itself each time it needs to communicate with a different slave.


Table 33-4 shows the four modes and corresponding parameter settings.

Table 33-4. SPI Bus Protocol Mode

SPI Mode	CPOL	NCPHA	Shift SPCK Edge	Capture SPCK Edge	SPCK Inactive Level
0	0	1	Falling	Rising	Low
1	0	0	Rising	Falling	Low
2	1	1	Rising	Falling	High
3	1	0	Falling	Rising	High

Figure 33-3 and Figure 33-4 show examples of data transfers.

Figure 33-3. SPI Transfer Format (NCPHA = 1, 8 bits per transfer)





5 6 8 SPCK cycle (for reference) **SPCK** (CPOL = 0)**SPCK** (CPOL = 1)MOSI **MSB** 6 5 4 3 2 1 LSB (from master) MISO 5 **MSB** 6 4 3 2 1 LSB (from slave) NSS (to slave)

Figure 33-4. SPI Transfer Format (NCPHA = 0, 8 bits per transfer)

* Not defined.

33.7.3 Master Mode Operations

When configured in Master mode, the SPI operates on the clock generated by the internal programmable baud rate generator. It fully controls the data transfers to and from the slave(s) connected to the SPI bus. The SPI drives the chip select line to the slave and the serial clock signal (SPCK).

The SPI features two holding registers, the Transmit Data register (SPI_TDR) and the Receive Data register (SPI_RDR), and a single shift register. The holding registers maintain the data flow at a constant rate.

After enabling the SPI, a data transfer starts when the processor writes to SPI_TDR. The written data is immediately transferred in the Shift register and the transfer on the SPI bus starts. While the data in the Shift register is shifted on the MOSI line, the MISO line is sampled and shifted in the Shift register. Data cannot be loaded in the SPI_RDR without transmitting data. If there is no data to transmit, a dummy data can be used (SPI_TDR filled with ones). When the WDRBT bit is set, a new data cannot be transmitted if the SPI_RDR has not been read. If Receiving mode is not required, for example when communicating with a slave receiver only (such as an LCD), the receive status flags in the SPI Status register (SPI_SR) can be discarded.

Before writing the TDR, the PCS field in SPI MR must be set in order to select a slave.

If new data is written in SPI_TDR during the transfer, it is kept in SPI_TDR until the current transfer is completed. Then, the received data is transferred from the Shift register to SPI_RDR, the data in SPI_TDR is loaded in the Shift register and a new transfer starts.

The transfer of a data written in SPI_TDR to the Shift register is indicated by the Transmit Data Register Empty bit (TDRE) in SPI_SR. When new data is written in SPI_TDR, this bit is cleared. The TDRE bit is used to trigger the Transmit PDC channel.

The end of transfer is indicated by the TXEMPTY flag in SPI_SR. If a transfer delay (DLYBCT) is greater than 0 for the last transfer, TXEMPTY is set after the completion of this delay. The peripheral clockcan be switched off at this time.

The transfer of received data from the Shift register to SPI_RDR is indicated by the Receive Data Register Full bit (RDRF) in SPI_SR. When the received data is read, the RDRF bit is cleared.




If SPI_RDR has not been read before new data is received, the Overrun Error bit (OVRES) in SPI_SR is set. As long as this flag is set, data is loaded in SPI_RDR. The user has to read the status register to clear the OVRES bit.

Figure 33-5, shows a block diagram of the SPI when operating in Master mode. Figure 33-6 on page 670 shows a flow chart describing how transfers are handled.

33.7.3.1 Master Mode Block Diagram

Figure 33-5. Master Mode Block Diagram





33.7.3.2 Master Mode Flow Diagram

Figure 33-6. Master Mode Flow Diagram




Figure 33-7 shows the behavior of Transmit Data Register Empty (TDRE), Receive Data Register (RDRF) and Transmission Register Empty (TXEMPTY) status flags within SPI_SR during an 8-bit data transfer in Fixed mode without the Peripheral Data Controller involved.







Figure 33-8 shows the behavior of Transmission Register Empty (TXEMPTY), End of RX buffer (ENDRX), End of TX buffer (ENDTX), RX Buffer Full (RXBUFF) and TX Buffer Empty (TXBUFE) status flags within SPI_SR during an 8-bit data transfer in Fixed mode with the Peripheral Data Controller involved. The PDC is programmed to transfer and receive three data. The next pointer and counter are not used. The RDRF and TDRE are not shown because these flags are managed by the PDC when using the PDC.



Figure 33-8. PDC Status Register Flags Behavior



33.7.3.3 Clock Generation

The SPI Baud rate clock is generated by dividing the peripheral clock, by a value between 1 and 255.

If the SCBR field is programmed to 1, the operating baud rate is peripheral clock (see the electrical characteristics section for the SPCK maximum frequency). Triggering a transfer while SCBR is at 0 can lead to unpredictable results.

At reset, SCBR is 0 and the user has to program it to a valid value before performing the first transfer.

The divisor can be defined independently for each chip select, as it has to be programmed in the SCBR field in SPI_CSR. This allows the SPI to automatically adapt the baud rate for each interfaced peripheral without reprogramming.

33.7.3.4 Transfer Delays


Figure 33-9 shows a chip select transfer change and consecutive transfers on the same chip select. Three delays can be programmed to modify the transfer waveforms:

- The delay between the chip selects. It is programmable only once for all chip selects by writing the DLYBCS field in SPI_MR. The SPI slave device deactivation delay is managed through DLYBCS. If there is only one SPI slave device connected to the master, the DLYBCS field does not need to be configured. If several slave devices are connected to a master, DLYBCS must be configured depending on the highest deactivation delay. Refer to the SPI slave device electrical characteristics.
- The delay before SPCK, independently programmable for each chip select by writing the DLYBS field. The SPI slave device activation delay is managed through DLYBS. Refer to the SPI slave device electrical characteristics to define DLYBS.
- The delay between consecutive transfers, independently programmable for each chip select by writing the DLYBCT field. The time required by the SPI slave device to process received data is managed through DLYBCT. This time depends on the SPI slave system activity.

These delays allow the SPI to be adapted to the interfaced peripherals and their speed and bus release time.



Figure 33-9. Programmable Delays



33.7.3.5 Peripheral Selection

The serial peripherals are selected through the assertion of the NPCS0 to NPCS3 signals. By default, all NPCS signals are high before and after each transfer.

- **Fixed Peripheral Select Mode**: SPI exchanges data with only one peripheral.

 Fixed peripheral select mode is enabled by writing the PS bit to zero in SPI_MR. In this case, the current peripheral is defined by the PCS field in SPI_MR and the PCS field in SPI_TDR has no effect.
- Variable Peripheral Select Mode: Data can be exchanged with more than one peripheral without having to reprogram the NPCS field in SPI_MR.
 Variable peripheral select Mode is enabled by setting the PS bit to one in SPI_MR. The PCS field in SPI_TDR is used to select the current peripheral. This means that the peripheral selection can be defined for each new data. The value to write in SPI_TDR has the following format:

[xxxxxxx(7-bit) + LASTXFER(1-bit)⁽¹⁾+ xxxx(4-bit) + PCS (4-bit) + DATA (8 to 16-bit)] with PCS equals the chip select to assert, as defined in Section 33.8.4 "SPI Transmit Data Register" and LASTXFER bit at 0 or 1 depending on the CSAAT bit.

Note: 1. Optional

CSAAT, LASTXFER and CSNAAT bits are discussed in Section 33.7.3.9 "Peripheral Deselection with PDC"

If LASTXFER is used, the command must be issued before writing the last character. Instead of LASTXFER, the user can use the SPIDIS command. After the end of the PDC transfer, it is necessary to wait for the TXEMPTY flag and then write SPIDIS into the SPI Control register (SPI_CR). This does not change the configuration register values). The NPCS is disabled after the last character transfer. Then, another PDC transfer can be started if the SPIEN has previously been written in SPI_CR.

33.7.3.6 SPI Peripheral DMA Controller (PDC)

In both Fixed and Variable peripheral select modes, the Peripheral DMA Controller (PDC) can be used to reduce processor overhead.

The fixed peripheral selection allows buffer transfers with a single peripheral. Using the PDC is an optimal means, as the size of the data transfer between the memory and the SPI is either 8 bits or 16 bits. However, if the peripheral selection is modified, the SPI MR must be reprogrammed.

The variable peripheral selection allows buffer transfers with multiple peripherals without reprogramming the SPI_MR. Data written in SPI_TDR is 32 bits wide and defines the real data to be transmitted and the destination peripheral. Using the PDC in this mode requires 32-bit wide buffers, with the data in the LSBs and the PCS and LASTXFER fields in the MSBs. However, the SPI still controls the number of bits (8 to 16) to be transferred through MISO and MOSI lines with the chip select configuration registers (SPI_CSRx). This is not the optimal means in



terms of memory size for the buffers, but it provides a very effective means to exchange data with several peripherals without any intervention of the processor.

Transfer Size

Depending on the data size to transmit, from 8 to 16 bits, the PDC manages automatically the type of pointer size it has to point to. The PDC performs the following transfer, depending on the mode and number of bits per data.

Fixed mode:

8-bit data:

1-Byte transfer, PDC pointer address = address + 1 byte,

PDC counter = counter - 1

8-bit to 16-bit data:

2-Byte transfer. n-bit data transfer with don't care data (MSB) filled with 0's,

PDC pointer address = address + 2 bytes,

PDC counter = counter - 1

Variable mode:

- In Variable mode, PDC pointer address = address +4 bytes and PDC counter = counter 1 for 8 to 16bit transfer size.
- When using the PDC, the TDRE and RDRF flags are handled by the PDC. The user's application
 does not have to check these bits. Only End of RX Buffer (ENDRX), End of TX Buffer (ENDTX), Buffer
 Full (RXBUFF), TX Buffer Empty (TXBUFE) are significant. For further details about the Peripheral
 DMA Controller and user interface, refer to the PDC section of the product datasheet.

33.7.3.7 Peripheral Chip Select Decoding

The user can program the SPI to operate with up to 15 slave peripherals by decoding the four chip select lines, NPCS0 to NPCS3 with an external decoder/demultiplexer (refer to Figure 33-10). This can be enabled by writing the PCSDEC bit to 1 in SPI MR.

When operating without decoding, the SPI makes sure that in any case only one chip select line is activated, i.e., one NPCS line driven low at a time. If two bits are defined low in a PCS field, only the lowest numbered chip select is driven low.

When operating with decoding, the SPI directly outputs the value defined by the PCS field on the NPCS lines of either SPI MR or SPI TDR (depending on PS).

As the SPI sets a default value of 0xF on the chip select lines (i.e. all chip select lines at 1) when not processing any transfer, only 15 peripherals can be decoded.

The SPI has only four Chip Select registers. As a result, when external decoding is activated, each NPCS chip select defines the characteristics of up to four peripherals. As an example, SPI_CRS0 defines the characteristics of the externally decoded peripherals 0 to 3, corresponding to the PCS values 0x0 to 0x3. Consequently, the user has to make sure to connect compatible peripherals on the decoded chip select lines 0 to 3, 4 to 7, 8 to 11 and 12 to 14. Figure 33-10 shows this type of implementation.

If the CSAAT bit is used, with or without the PDC, the Mode Fault detection for NPCS0 line must be disabled. This is not required for all other chip select lines since mode fault detection is only on NPCS0.



SPCK MISO MOSI SPCK MISO MOSI SPCK MISO MOSI SPCK MISO MOSI Slave 0 Slave 1 Slave 14 SPI Master NSS NSS NSS NPCS0 NPCS1 NPCS2 NPCS3 Decoded chip select lines

Figure 33-10. Chip Select Decoding Application Block Diagram: Single Master/Multiple Slave Implementation

External 1-of-n Decoder/Demultiplexer

33.7.3.8 Peripheral Deselection without PDC

During a transfer of more than one data on a Chip Select without the PDC, SPI_TDR is loaded by the processor, the TDRE flag rises as soon as the content of SPI_TDR is transferred into the internal Shift register. When this flag is detected high, SPI_TDR can be reloaded. If this reload by the processor occurs before the end of the current transfer and if the next transfer is performed on the same chip select as the current transfer, the Chip Select is not de-asserted between the two transfers. But depending on the application software handling the SPI status register flags (by interrupt or polling method) or servicing other interrupts or other tasks, the processor may not reload the SPI_TDR in time to keep the chip select active (low). A null DLYBCT value (delay between consecutive transfers) in SPI_CSR, will give even less time for the processor to reload the SPI_TDR. With some SPI slave peripherals, if the chip select line must remain active (low) during a full set of transfers, communication errors can occur.

To facilitate interfacing with such devices, the Chip Select registers [CSR0...CSR3] can be programmed with the Chip Select Active After Transfer (CSAAT) bit to 1. This allows the chip select lines to remain in their current state (low = active) until a transfer to another chip select is required. Even if the SPI_TDR is not reloaded, the chip select remains active. To de-assert the chip select line at the end of the transfer, the Last transfer Bit (LASTXFER) in SPI_MR must be set to 1 before writing the last data to transmit into SPI_TDR.

33.7.3.9 Peripheral Deselection with PDC

PDC provides faster reloads of SPI_TDR compared to software. However, depending on the system activity, it is not guaranteed that the SPI_TDR is written with the next data before the end of the current transfer. Consequently, a data can be lost by the de-assertion of the NPCS line for SPI slave peripherals requiring the chip select line to remain active between two transfers. The only way to guarantee a safe transfer in this case is the use of the CSAAT and LASTXFER bits.


When the CSAAT bit is set to 0, the NPCS does not rise in all cases between two transfers on the same peripheral. During a transfer on a Chip Select, the TDRE flag rises as soon as the content of SPI_TDR is transferred into the internal shift register. When this flag is detected, the SPI_TDR can be reloaded. If this reload occurs before the end of the current transfer and if the next transfer is performed on the same chip select as the current transfer, the Chip Select is not de-asserted between the two transfers. This can lead to difficulties to interface with some serial peripherals requiring the chip select to be de-asserted after each transfer. To facilitate interfacing with such



devices, SPI_CSR can be programmed with the Chip Select Not Active After Transfer (CSNAAT) bit to 1. This allows the chip select lines to be de-asserted systematically during a time "DLYBCS" (the value of the CSNAAT bit is taken into account only if the CSAAT bit is set to 0 for the same chip select).

Figure 33-11 shows different peripheral deselection cases and the effect of the CSAAT and CSNAAT bits.

Figure 33-11. Peripheral Deselection



33.7.3.10Mode Fault Detection

The SPI has the capability to operate in multi-master environment. Consequently, the NPCS0/NSS line must be monitored. If one of the masters on the SPI bus is currently transmitting, the NPCS0/NSS line is low and the SPI

must not transmit a data. A mode fault is detected when the SPI is programmed in Master mode and a low level is driven by an external master on the NPCS0/NSS signal. In multi-master environment, NPCS0, MOSI, MISO and SPCK pins must be configured in open drain (through the PIO controller). When a mode fault is detected, the MODF bit in SPI_SR is set until SPI_SR is read and the SPI is automatically disabled until it is re-enabled by writing the SPIEN bit in SPI_CR to 1.

By default, the mode fault detection is enabled. The user can disable it by setting the MODFDIS bit in SPI MR.

33.7.4 SPI Slave Mode

When operating in Slave mode, the SPI processes data bits on the clock provided on the SPI clock pin (SPCK).

The SPI waits until NSS goes active before receiving the serial clock from an external master. When NSS falls, the clock is validated and the data is loaded in SPI_RDR depending on the BITS field configured in SPI_CSR0. These bits are processed following a phase and a polarity defined respectively by the NCPHA and CPOL bits in SPI_CSR0. Note that BITS, CPOL and NCPHA of the other Chip Select registers have no effect when the SPI is programmed in Slave mode.

The bits are shifted out on the MISO line and sampled on the MOSI line.

Note: For more information on the BITS field, see also the note below the SPI_CSRx register table; Section 33.8.9 "SPI Chip Select Register" .)

When all bits are processed, the received data is transferred in SPI_RDR and the RDRF bit rises. If SPI_RDR has not been read before new data is received, the Overrun Error bit (OVRES) in SPI_SR is set. As long as this flag is set, data is loaded in SPI_RDR. The user must read SPI_SR to clear the OVRES bit.

When a transfer starts, the data shifted out is the data present in the Shift register. If no data has been written in SPI_TDR, the last data received is transferred. If no data has been received since the last reset, all bits are transmitted low, as the Shift register resets to 0.


When a first data is written in SPI_TDR, it is transferred immediately in the Shift register and the TDRE flag rises. If new data is written, it remains in SPI_TDR until a transfer occurs, i.e. NSS falls and there is a valid clock on the SPCK pin. When the transfer occurs, the last data written in SPI_TDR is transferred in the Shift register and the TDRE flag rises. This enables frequent updates of critical variables with single transfers.

Then, a new data is loaded in the Shift register from SPI_TDR. If no character is ready to be transmitted, i.e. no character has been written in SPI_TDR since the last load from SPI_TDR to the Shift register, the SPI_TDR is retransmitted. In this case the Underrun Error Status Flag (UNDES) is set in the SPI_SR.

Figure 33-12 shows a block diagram of the SPI when operating in Slave mode.



Figure 33-12. Slave Mode Functional Block Diagram



33.7.5 Register Write Protection

To prevent any single software error from corrupting SPI behavior, certain registers in the address space can be write-protected by setting the WPEN bit in the "SPI Write Protection Mode Register" (SPI_WPMR).

If a write access to a write-protected register is detected, the WPVS flag in the "SPI Write Protection Status Register" (SPI_WPSR) is set and the WPVSRC field indicates the register in which the write access has been attempted.

The WPVS bit is automatically cleared after reading SPI_WPSR.

The following registers can be write-protected:

- "SPI Mode Register"
- "SPI Chip Select Register"



33.8 Serial Peripheral Interface (SPI) User Interface

Table 33-5. Register Mapping

Offset	Register	Name	Access	Reset
0x00	Control Register	SPI_CR	Write-only	_
0x04	Mode Register	SPI_MR	Read-write	0x0
0x08	Receive Data Register	SPI_RDR	Read-only	0x0
0x0C	Transmit Data Register	SPI_TDR	Write-only	_
0x10	Status Register	SPI_SR	Read-only	0x000000F0
0x14	Interrupt Enable Register	SPI_IER	Write-only	_
0x18	Interrupt Disable Register	SPI_IDR	Write-only	_
0x1C	Interrupt Mask Register	SPI_IMR	Read-only	0x0
0x20 - 0x2C	Reserved	_	_	_
0x30	Chip Select Register 0	SPI_CSR0	Read-write	0x0
0x34	Chip Select Register 1	SPI_CSR1	Read-write	0x0
0x38	Chip Select Register 2	SPI_CSR2	Read-write	0x0
0x3C	Chip Select Register 3	SPI_CSR3	Read-write	0x0
0x40 - 0xE0	Reserved	_	_	_
0xE4	Write Protection Mode Register	SPI_WPMR	Read-write	0x0
0xE8	Write Protection Status Register	SPI_WPSR	Read-only	0x0
0x00EC - 0x00F8	Reserved	_	_	_
0x00FC	Reserved	_	_	_
0x100 - 0x124	Reserved for PDC Registers	_	_	_

33.8.1 SPI Control Register

Name: SPI CR

Address: 0x40008000

Access: Write-only

31	30	29	28	27	26	25	24
_	_	1	-	_		1	LASTXFER
23	22	21	20	19	18	17	16
_	_	-	-	_		ı	_
15	14	13	12	11	10	9	8
_	_	_	_	_	_	-	_
7	6	5	4	3	2	1	0
SWRST	_	_	_	_	_	SPIDIS	SPIEN

• SPIEN: SPI Enable

0: No effect.

1: Enables the SPI to transfer and receive data.

• SPIDIS: SPI Disable

0: No effect.

1: Disables the SPI.

As soon as SPIDIS is set, SPI finishes its transfer.

All pins are set in Input mode and no data is received or transmitted.

If a transfer is in progress, the transfer is finished before the SPI is disabled.

If both SPIEN and SPIDIS are equal to one when the SPI CR is written, the SPI is disabled.

SWRST: SPI Software Reset

0: No effect.

1: Reset the SPI. A software-triggered hardware reset of the SPI interface is performed.

The SPI is in Slave mode after software reset.

PDC channels are not affected by software reset.

• LASTXFER: Last Transfer

0: No effect.

1: The current NPCS will be de-asserted after the character written in TD has been transferred. When CSAAT is set, the communication with the current serial peripheral can be closed by raising the corresponding NPCS line as soon as TD transfer is completed.

Refer to Section 33.7.3.5 "Peripheral Selection" for more details.



33.8.2 SPI Mode Register

Name: SPI MR

Address: 0x40008004
Access: Read-write

31	30	29	28	27	26	25	24			
	DLYBCS									
23	22	21	20	19	18	17	16			
_	_	ı	_	PCS						
15	14	13	12	11	10	9	8			
_	_	-	_	_	_	_	_			
7	6	5	4	3	2	1	0			
LLB	_	WDRBT	MODFDIS	_	PCSDEC	PS	MSTR			

This register can only be written if the WPEN bit is cleared in "SPI Write Protection Mode Register".

MSTR: Master/Slave Mode

0: SPI is in Slave mode.

1: SPI is in Master mode.

• PS: Peripheral Select

0: Fixed Peripheral Select.

1: Variable Peripheral Select.

PCSDEC: Chip Select Decode

0: The chip selects are directly connected to a peripheral device.

1: The four NPCS chip select lines are connected to a 4- to 16-bit decoder.

When PCSDEC equals one, up to 15Chip Select signals can be generated with the four NPCS lines using an external 4- to 16-bit decoder. The Chip Select registers define the characteristics of the 15 chip selects, with the following rules:

SPI_CSR0 defines peripheral chip select signals 0 to 3.

SPI CSR1 defines peripheral chip select signals 4 to 7.

SPI_CSR2 defines peripheral chip select signals 8 to 11.

SPI_CSR3 defines peripheral chip select signals 12 to 14.

MODFDIS: Mode Fault Detection

0: Mode fault detection is enabled.

1: Mode fault detection is disabled.

• WDRBT: Wait Data Read Before Transfer

0: No Effect. In Master mode, a transfer can be initiated regardless of the SPI_RDR state.

1: In Master mode, a transfer can start only if the SPI_RDR is empty, i.e. does not contain any unread data. This mode prevents overrun error in reception.

LLB: Local Loopback Enable

0: Local loopback path disabled.



1: Local loopback path enabled.

LLB controls the local loopback on the data shift register for testing in Master mode only (MISO is internally connected on MOSI).

• PCS: Peripheral Chip Select

This field is only used if fixed peripheral select is active (PS = 0).

If PCSDEC = 0:

If PCSDEC = 1:

NPCS[3:0] output signals = PCS.

• DLYBCS: Delay Between Chip Selects

This field defines the delay between the inactivation and the activation of NPCS. The DLYBCS time guarantees non-over-lapping chip selects and solves bus contentions in case of peripherals having long data float times.

If DLYBCS is less than or equal to six, six peripheral clock periods are inserted by default.

Otherwise, the following equation determines the delay:

Delay Between Chip Selects
$$= \frac{DLYBCS}{f_{peripheral clock}}$$



33.8.3 SPI Receive Data Register

Name: SPI_RDR

Address: 0x40008008
Access: Read-only

31	30	29	28	27	26	25	24	
_	_	_	_	_	1	_	_	
23	22	21	20	19	18	17	16	
_	_	_	_	PCS				
15	14	13	12	11	10	9	8	
RD								
7	6	5	4	3	2	1	0	
RD								

• RD: Receive Data

Data received by the SPI Interface is stored in this register in a right-justified format. Unused bits are read as zero.

• PCS: Peripheral Chip Select

In Master mode only, these bits indicate the value on the NPCS pins at the end of a transfer. Otherwise, these bits are read as zero.

Note: When using variable peripheral select mode (PS = 1 in SPI_MR), it is mandatory to set the WDRBT field to 1 if the PCS field must be processed in SPI_RDR.

33.8.4 SPI Transmit Data Register

Name: SPI TDR

Address: 0x4000800C Access: Write-only

31	30	29	28	27	26	25	24
_	_	_	_	-	_	ı	LASTXFER
23	22	21	20	19	18	17	16
_	_	_	_		PC	CS	
15	14	13	12	11	10	9	8
			Т	D			
7	6	5	4	3	2	1	0
			Т	D			

• TD: Transmit Data

Data to be transmitted by the SPI Interface is stored in this register. Information to be transmitted must be written to the transmit data register in a right-justified format.

• PCS: Peripheral Chip Select

This field is only used if variable peripheral select is active (PS = 1).

If PCSDEC = 0:

PCS = 1111 forbidden (no peripheral is selected)

(x = don't care)

If PCSDEC = 1:

NPCS[3:0] output signals = PCS.

LASTXFER: Last Transfer

0: No effect.

1: The current NPCS is de-asserted after the transfer of the character written in TD. When CSAAT is set, the communication with the current serial peripheral can be closed by raising the corresponding NPCS line as soon as TD transfer is completed.

This field is only used if variable peripheral select is active (PS = 1).



33.8.5 SPI Status Register

Name: SPI SR

Address: 0x40008010

Access: Read-only

31	30	29	28	27	26	25	24
_	ı	ı	_	_	ı	ı	_
23	22	21	20	19	18	17	16
_	ı	ı	_	_	ı	ı	SPIENS
15	14	13	12	11	10	9	8
_	ı	ı	_	_	UNDES	TXEMPTY	NSSR
7	6	5	4	3	2	1	0
TXBUFE	RXBUFF	ENDTX	ENDRX	OVRES	MODF	TDRE	RDRF

• RDRF: Receive Data Register Full

0: No data has been received since the last read of SPI_RDR.

1: Data has been received and the received data has been transferred from the shift register to SPI_RDR since the last read of SPI_RDR.

• TDRE: Transmit Data Register Empty

0: Data has been written to SPI_TDR and not yet transferred to the shift register.

1: The last data written in the SPI_TDR has been transferred to the shift register.

TDRE equals zero when the SPI is disabled or at reset. The SPI enable command sets this bit to one.

MODF: Mode Fault Error

0: No mode fault has been detected since the last read of SPI_SR.

1: A mode fault occurred since the last read of SPI_SR.

OVRES: Overrun Error Status

0: No overrun has been detected since the last read of SPI SR.

1: An overrun has occurred since the last read of SPI SR.

An overrun occurs when SPI RDR is loaded at least twice from the shift register since the last read of the SPI RDR.

• ENDRX: End of RX buffer

0: The Receive Counter register has not reached 0 since the last write in SPI RCR⁽¹⁾ or SPI RNCR⁽¹⁾.

1: The Receive Counter register has reached 0 since the last write in SPI RCR⁽¹⁾ or SPI RNCR⁽¹⁾.

• ENDTX: End of TX buffer

0: The Transmit Counter register has not reached 0 since the last write in SPI_TCR⁽¹⁾ or SPI_TNCR⁽¹⁾.

1: The Transmit Counter register has reached 0 since the last write in SPI TCR⁽¹⁾ or SPI TNCR⁽¹⁾.

• RXBUFF: RX Buffer Full

0: SPI_RCR⁽¹⁾ or SPI_RNCR⁽¹⁾ has a value other than 0.

1: Both SPI_RCR⁽¹⁾ and SPI_RNCR⁽¹⁾ have a value of 0.

• TXBUFE: TX Buffer Empty

0: SPI_TCR⁽¹⁾ or SPI_TNCR⁽¹⁾ has a value other than 0.

1: Both SPI TCR⁽¹⁾ and SPI TNCR⁽¹⁾ have a value of 0.

NSSR: NSS Rising

0: No rising edge detected on NSS pin since the last read.

1: A rising edge occurred on NSS pin since the last read.

• TXEMPTY: Transmission Registers Empty

0: As soon as data is written in SPI_TDR.

1: SPI_TDR and internal shift register are empty. If a transfer delay has been defined, TXEMPTY is set after the end of this delay.

• UNDES: Underrun Error Status (Slave mode Only)

0: No underrun has been detected since the last read of SPI SR.

1: A transfer starts whereas no data has been loaded in SPI_TDR.

SPIENS: SPI Enable Status

0: SPI is disabled.

1: SPI is enabled.

Note: 1. SPI_RCR, SPI_RNCR, SPI_TCR, SPI_TNCR are physically located in the PDC.



33.8.6 SPI Interrupt Enable Register

Name: SPI_IER

Address: 0x40008014
Access: Write-only

31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
_	_	_	_	_	UNDES	TXEMPTY	NSSR
7	6	5	4	3	2	1	0
TXBUFE	RXBUFF	ENDTX	ENDRX	OVRES	MODF	TDRE	RDRF

0: No effect.

688

1: Enables the corresponding interrupt.

• RDRF: Receive Data Register Full Interrupt Enable

• TDRE: SPI Transmit Data Register Empty Interrupt Enable

• MODF: Mode Fault Error Interrupt Enable

• OVRES: Overrun Error Interrupt Enable

• ENDRX: End of Receive Buffer Interrupt Enable

• ENDTX: End of Transmit Buffer Interrupt Enable

• RXBUFF: Receive Buffer Full Interrupt Enable

• TXBUFE: Transmit Buffer Empty Interrupt Enable

• NSSR: NSS Rising Interrupt Enable

• TXEMPTY: Transmission Registers Empty Enable

• UNDES: Underrun Error Interrupt Enable

33.8.7 SPI Interrupt Disable Register

Name: SPI_IDR

Address: 0x40008018
Access: Write-only

31	30	29	28	27	26	25	24
_	1	1	_	-	-	_	_
23	22	21	20	19	18	17	16
_	-	-	_	-	-	_	_
15	14	13	12	11	10	9	8
_	ı	ı	_	ı	UNDES	TXEMPTY	NSSR
7	6	5	4	3	2	1	0
TXBUFE	RXBUFF	ENDTX	ENDRX	OVRES	MODF	TDRE	RDRF

0: No effect.

1: Disables the corresponding interrupt.

• RDRF: Receive Data Register Full Interrupt Disable

• TDRE: SPI Transmit Data Register Empty Interrupt Disable

• MODF: Mode Fault Error Interrupt Disable

• OVRES: Overrun Error Interrupt Disable

• ENDRX: End of Receive Buffer Interrupt Disable

• ENDTX: End of Transmit Buffer Interrupt Disable

• RXBUFF: Receive Buffer Full Interrupt Disable

• TXBUFE: Transmit Buffer Empty Interrupt Disable

• NSSR: NSS Rising Interrupt Disable

• TXEMPTY: Transmission Registers Empty Disable

• UNDES: Underrun Error Interrupt Disable

33.8.8 SPI Interrupt Mask Register

Name: SPI_IMR

Address: 0x4000801C
Access: Read-only

31	30	29	28	27	26	25	24
_	1	1	_	-	_	_	_
23	22	21	20	19	18	17	16
_		-	_	-	_	_	_
15	14	13	12	11	10	9	8
_	1	ı	_	ı	UNDES	TXEMPTY	NSSR
7	6	5	4	3	2	1	0
TXBUFE	RXBUFF	ENDTX	ENDRX	OVRES	MODF	TDRE	RDRF

0: The corresponding interrupt is not enabled.

1: The corresponding interrupt is enabled.

• RDRF: Receive Data Register Full Interrupt Mask

• TDRE: SPI Transmit Data Register Empty Interrupt Mask

• MODF: Mode Fault Error Interrupt Mask

• OVRES: Overrun Error Interrupt Mask

• ENDRX: End of Receive Buffer Interrupt Mask

• ENDTX: End of Transmit Buffer Interrupt Mask

RXBUFF: Receive Buffer Full Interrupt Mask

• TXBUFE: Transmit Buffer Empty Interrupt Mask

• NSSR: NSS Rising Interrupt Mask

• TXEMPTY: Transmission Registers Empty Mask

• UNDES: Underrun Error Interrupt Mask

690



33.8.9 SPI Chip Select Register

 Name:
 SPI_CSRx[x=0..3]

 Address:
 0x40008030

 Access:
 Read/Write

31	30	29	28	27	26	25	24	
			DL	/BCT				
23	22	21	20	19	18	17	16	
	DLYBS							
15	14	13	12	11	10	9	8	
			SC	CBR				
7	6	5	4	3	2	1	0	
	Bl	TS		CSAAT	CSNAAT	NCPHA	CPOL	

This register can only be written if the WPEN bit is cleared in "SPI Write Protection Mode Register".

Note: SPI_CSRx registers must be written even if the user wants to use the default reset values. The BITS field is not updated with the translated value unless the register is written.

• CPOL: Clock Polarity

- 0: The inactive state value of SPCK is logic level zero.
- 1: The inactive state value of SPCK is logic level one.

CPOL is used to determine the inactive state value of the serial clock (SPCK). It is used with NCPHA to produce the required clock/data relationship between master and slave devices.

NCPHA: Clock Phase

- 0: Data is changed on the leading edge of SPCK and captured on the following edge of SPCK.
- 1: Data is captured on the leading edge of SPCK and changed on the following edge of SPCK.

NCPHA determines which edge of SPCK causes data to change and which edge causes data to be captured. NCPHA is used with CPOL to produce the required clock/data relationship between master and slave devices.

• CSNAAT: Chip Select Not Active After Transfer (Ignored if CSAAT = 1)

- 0: The Peripheral Chip Select does not rise between two transfers if the SPI_TDR is reloaded before the end of the first transfer and if the two transfers occur on the same Chip Select.
- 1: The Peripheral Chip Select rises systematically after each transfer performed on the same slave. It remains active after the end of transfer for a minimal duration of:
 - $\frac{DLYBCT}{MCK}$ (if DLYBCT field is different from 0)
 - $\frac{DLYBCT + 1}{MCK}$ (if DLYBCT field equals 0)

• CSAAT: Chip Select Active After Transfer

- 0: The Peripheral Chip Select Line rises as soon as the last transfer is achieved.
- 1: The Peripheral Chip Select does not rise after the last transfer is achieved. It remains active until a new transfer is requested on a different chip select.



• BITS: Bits Per Transfer

(See the note below the register table; Section 33.8.9 "SPI Chip Select Register" on page 691.)

The BITS field determines the number of data bits transferred. Reserved values should not be used.

Value	Name	Description
0	8_BIT	8 bits for transfer
1	9_BIT	9 bits for transfer
2	10_BIT	10 bits for transfer
3	11_BIT	11 bits for transfer
4	12_BIT	12 bits for transfer
5	13_BIT	13 bits for transfer
6	14_BIT	14 bits for transfer
7	15_BIT	15 bits for transfer
8	16_BIT	16 bits for transfer
9	_	Reserved
10	-	Reserved
11	-	Reserved
12	_	Reserved
13	_	Reserved
14	_	Reserved
15	_	Reserved

SCBR: Serial Clock Baud Rate

In Master mode, the SPI Interface uses a modulus counter to derive the SPCK baud rate from the peripheral clock. The Baud rate is selected by writing a value from1 to 255 in the SCBR field. The following equations determine the SPCK baud rate:

$$SPCK \ Baudrate \ = \ \frac{f_{peripheral \ clock}}{SCBR}$$

Programming the SCBR field at 0 is forbidden. Triggering a transfer while SCBR is at 0 can lead to unpredictable results.

At reset, SCBR is 0 and the user has to program it at a valid value before performing the first transfer.

Note: If one of the SCBR fields in SPI_CSRx is set to 1, the other SCBR fields in SPI_CSRx must be set to 1 as well, if they are used to process transfers. If they are not used to transfer data, they can be set at any value.

DLYBS: Delay Before SPCK

This field defines the delay from NPCS falling edge (activation) to the first valid SPCK transition.

When DLYBS equals zero, the NPCS valid to SPCK transition is half the SPCK clock period.

Otherwise, the following equations determine the delay:

Delay Before SPCK =
$$\frac{DLYBS}{f_{peripheral clock}}$$



• DLYBCT: Delay Between Consecutive Transfers

This field defines the delay between two consecutive transfers with the same peripheral without removing the chip select. The delay is always inserted after each transfer and before removing the chip select if needed.

When DLYBCT equals zero, no delay between consecutive transfers is inserted and the clock keeps its duty cycle over the character transfers.

Otherwise, the following equation determines the delay:

Delay Between Consecutive Transfers
$$=\frac{32 \times DLYBCT}{f_{peripheral clock}}$$



33.8.10 SPI Write Protection Mode Register

Name: SPI_WPMR
Address: 0x400080E4
Access: Read/Write
Reset: See Table 33-5.

31	30	29	28	27	26	25	24
			WP	KEY			
23	22	21	20	19	18	17	16
			WP	KEY			
15	14	13	12	11	10	9	8
			WP	KEY			
7	6	5	4	3	2	1	0
_	_	_	-	_	_	-	WPEN

• WPEN: Write Protection Enable

0: Disables the Write Protection if WPKEY corresponds to 0x535049 ("SPI" in ASCII).

1: Enables the Write Protection if WPKEY corresponds to 0x535049 ("SPI" in ASCII)

See Section 33.7.5 "Register Write Protection" for the list of registers that can be write-protected.

• WPKEY: Write Protect Key

Value	Name	Description
0x535049	PASSWD	Writing any other value in this field aborts the write operation of the WPEN bit.
0,000049	TAGGVVD	Always reads as 0.

33.8.11 SPI Write Protection Status Register

Name: SPI_WPSR
Address: 0x400080E8
Access: Read-only

Reset: See Table 33-5

31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	_		_	_		_
15	14	13	12	11	10	9	8
			WPV	'SRC			
7	6	5	4	3	2	1	0
_	-	-	_	_	_	-	WPVS

• WPVS: Write Protection Violation Status

0: No Write Protect Violation has occurred since the last read of SPI_WPSR.

1: A Write Protect Violation has occurred since the last read of SPI_WPSR. If this violation is an unauthorized attempt to write a protected register, the associated violation is reported into field WPVSRC.

• WPVSRC: Write Protection Violation Source

When WPVS = 1, WPVSRC indicates the register address offset at which a write access has been attempted.



34. Two-wire Interface (TWI)

34.1 Description

The Atmel Two-wire Interface (TWI) interconnects components on a unique two-wire bus, made up of one clock line and one data line with speeds of up to 400 Kbits per second, based on a byte-oriented transfer format. It can be used with any Atmel Two-wire Interface bus Serial EEPROM and I²C compatible device such as Real Time Clock (RTC), Dot Matrix/Graphic LCD Controllers and Temperature Sensor, to name but a few. The TWI is programmable as a master or a slave with sequential or single-byte access. Multiple master capability is supported.

Arbitration of the bus is performed internally and puts the TWI in slave mode automatically if the bus arbitration is lost

A configurable baud rate generator permits the output data rate to be adapted to a wide range of core clock frequencies.

Table 34-1 lists the compatibility level of the Atmel Two-wire Interface in Master Mode and a full I²C compatible device.

Table 34-1. Atmel TWI compatibility with I²C Standard

I ² C Standard	Atmel TWI
Standard Mode Speed (100 kHz)	Supported
Fast Mode Speed (400 kHz)	Supported
7 or 10 bits Slave Addressing	Supported
START BYTE ⁽¹⁾	Not Supported
Repeated Start (Sr) Condition	Supported
ACK and NACK Management	Supported
Slope control and input filtering (Fast mode)	Not Supported
Clock stretching	Supported
Multi Master Capability	Supported

Note: 1. START + b000000001 + Ack + Sr

34.2 Embedded Characteristics

- 2 TWIs
- Compatible with Atmel Two-wire Interface Serial Memory and I²C Compatible Devices⁽¹⁾
- One, Two or Three Bytes for Slave Address
- Sequential Read-write Operations
- Master, Multi-master and Slave Mode Operation
- Bit Rate: Up to 400 Kbit/s
- General Call Supported in Slave mode
- SMBUS Quick Command Supported in Master Mode
- Connection to Peripheral DMA Controller (PDC) Channel Capabilities Optimizes Data Transfers
 - One Channel for the Receiver, One Channel for the Transmitter

Note: 1. See Table 34-1 for details on compatibility with I²C Standard.


34.3 List of Abbreviations

Table 34-2. Abbreviations

Abbreviation	Description
TWI	Two-wire Interface
Α	Acknowledge
NA	Non Acknowledge
Р	Stop
S	Start
Sr	Repeated Start
SADR	Slave Address
ADR	Any address except SADR
R	Read
W	Write

34.4 Block Diagram


Figure 34-1. Block Diagram





34.5 Application Block Diagram

Figure 34-2. Application Block Diagram



Rp: Pull-up value as given by the I2C Standard

34.5.1 I/O Lines Description

Table 34-3. I/O Lines Description

Pin Name	Pin Description	Туре
TWD	Two-wire Serial Data	Input/Output
TWCK	Two-wire Serial Clock	Input/Output

34.6 Product Dependencies

34.6.1 I/O Lines

Both TWD and TWCK are bidirectional lines, connected to a positive supply voltage via a current source or pull-up resistor (see Figure 34-2). When the bus is free, both lines are high. The output stages of devices connected to the bus must have an open-drain or open-collector to perform the wired-AND function.

TWD and TWCK pins may be multiplexed with PIO lines. To enable the TWI, the programmer must perform the following step:

Program the PIO controller to dedicate TWD and TWCK as peripheral lines.

The user must not program TWD and TWCK as open-drain. It is already done by the hardware.

Table 34-4. I/O Lines

Instance	Signal	I/O Line	Peripheral
TWI0	TWCK0	PA4	Α
TWI0	TWD0	PA3	Α
TWI1	TWCK1	PB5	Α
TWI1	TWD1	PB4	Α

34.6.2 Power Management

The TWI interface may be clocked through the Power Management Controller (PMC), thus the programmer must first configure the PMC to enable the TWI clock.



34.6.3 Interrupt

The TWI interface has an interrupt line connected to the Interrupt Controller. In order to handle interrupts, the Interrupt Controller must be programmed before configuring the TWI.

Table 34-5. Peripheral IDs

Instance	ID
TWI0	19
TWI1	20



34.7 Functional Description

34.7.1 Transfer Format

The data put on the TWD line must be 8 bits long. Data is transferred MSB first; each byte must be followed by an acknowledgement. The number of bytes per transfer is unlimited (see Figure 34-4).

Each transfer begins with a START condition and terminates with a STOP condition (see Figure 34-3).

- A high-to-low transition on the TWD line while TWCK is high defines the START condition.
- A low-to-high transition on the TWD line while TWCK is high defines a STOP condition.

Figure 34-3. START and STOP Conditions





Figure 34-4. Transfer Format



34.7.2 Modes of Operation

The TWI has different modes of operations:

- Master transmitter mode
- Master receiver mode
- Multi-master transmitter mode
- Multi-master receiver mode
- Slave transmitter mode
- Slave receiver mode

These modes are described in the following sections.


34.8 Master Mode

34.8.1 Definition

The Master is the device that starts a transfer, generates a clock and stops it.

34.8.2 Application Block Diagram

Figure 34-5. Master Mode Typical Application Block Diagram



Rp: Pull-up value as given by the I2C Standard

34.8.3 Programming Master Mode

The following registers have to be programmed before entering Master mode:

- 1. DADR (+ IADRSZ + IADR if a 10 bit device is addressed): The device address is used to access slave devices in read or write mode.
- 2. CKDIV + CHDIV + CLDIV: Clock Waveform.
- 3. SVDIS: Disable the slave mode.
- MSEN: Enable the master mode.

34.8.4 Master Transmitter Mode

After the master initiates a Start condition when writing into the Transmit Holding Register, TWI_THR, it sends a 7-bit slave address, configured in the Master Mode register (DADR in TWI_MMR), to notify the slave device. The bit following the slave address indicates the transfer direction, 0 in this case (MREAD = 0 in TWI_MMR).

The TWI transfers require the slave to acknowledge each received byte. During the acknowledge clock pulse (9th pulse), the master releases the data line (HIGH), enabling the slave to pull it down in order to generate the acknowledge. The master polls the data line during this clock pulse and sets the Not Acknowledge bit (NACK) in the status register if the slave does not acknowledge the byte. As with the other status bits, an interrupt can be generated if enabled in the interrupt enable register (TWI_IER). If the slave acknowledges the byte, the data written in the TWI_THR, is then shifted in the internal shifter and transferred. When an acknowledge is detected, the TXRDY bit is set until a new write in the TWI_THR.

TXRDY is used as Transmit Ready for the PDC transmit channel.

While no new data is written in the TWI_THR, the Serial Clock Line is tied low. When new data is written in the TWI_THR, the SCL is released and the data is sent. To generate a STOP event, the STOP command must be performed by writing in the STOP field of TWI_CR.

After a Master Write transfer, the Serial Clock line is stretched (tied low) while no new data is written in the TWI_THR or until a STOP command is performed.



See Figure 34-6, Figure 34-7, and Figure 34-8.

Figure 34-6. Master Write with One Data Byte




Figure 34-7. Master Write with Multiple Data Bytes





Figure 34-8. Master Write with One Byte Internal Address and Multiple Data Bytes



34.8.5 Master Receiver Mode

The read sequence begins by setting the START bit. After the start condition has been sent, the master sends a 7-bit slave address to notify the slave device. The bit following the slave address indicates the transfer direction, 1 in this case (MREAD = 1 in TWI_MMR). During the acknowledge clock pulse (9th pulse), the master releases the data line (HIGH), enabling the slave to pull it down in order to generate the acknowledge. The master polls the data line during this clock pulse and sets the NACK bit in the status register if the slave does not acknowledge the byte.

If an acknowledge is received, the master is then ready to receive data from the slave. After data has been received, the master sends an acknowledge condition to notify the slave that the data has been received except for the last data, after the stop condition. See Figure 34-9. When the RXRDY bit is set in the status register, a character has been received in the receive-holding register (TWI_RHR). The RXRDY bit is reset when reading the TWI_RHR.

When a single data byte read is performed, with or without internal address (IADR), the START and STOP bits must be set at the same time. See Figure 34-9. When a multiple data byte read is performed, with or without internal address (IADR), the STOP bit must be set after the next-to-last data received. See Figure 34-10. For Internal Address usage see Section 34.8.6.

Figure 34-9. Master Read with One Data Byte







Figure 34-10. Master Read with Multiple Data Bytes



RXRDY is used as Receive Ready for the PDC receive channel.

34.8.6 Internal Address

The TWI interface can perform various transfer formats: Transfers with 7-bit slave address devices and 10-bit slave address devices.

34.8.6.1 7-bit Slave Addressing

When Addressing 7-bit slave devices, the internal address bytes are used to perform random address (read or write) accesses to reach one or more data bytes, within a memory page location in a serial memory, for example. When performing read operations with an internal address, the TWI performs a write operation to set the internal address into the slave device, and then switch to Master Receiver mode. Note that the second start condition (after sending the IADR) is sometimes called "repeated start" (Sr) in I²C fully-compatible devices. See Figure 34-12. See Figure 34-11 and Figure 34-13 for Master Write operation with internal address.

The three internal address bytes are configurable through the Master Mode register (TWI_MMR).

If the slave device supports only a 7-bit address, i.e., no internal address, IADRSZ must be set to 0.

Table 34-6 shows the abbreviations used in Figure 34-11 and Figure 34-12.

Table 34-6. Abbreviations

Abbreviation	Definition
S	Start
Sr	Repeated Start
Р	Stop
W	Write
R	Read
Α	Acknowledge
NA	Not Acknowledge
DADR	Device Address
IADR	Internal Address

Figure 34-11. Master Write with One, Two or Three Bytes Internal Address and One Data Byte





Figure 34-12. Master Read with One, Two or Three Bytes Internal Address and One Data Byte



34.8.6.2 10-bit Slave Addressing


For a slave address higher than 7 bits, the user must configure the address size (IADRSZ) and set the other slave address bits in the internal address register (TWI_IADR). The two remaining Internal address bytes, IADR[15:8] and IADR[23:16] can be used the same as in 7-bit Slave Addressing.

Example: Address a 10-bit device (10-bit device address is b1 b2 b3 b4 b5 b6 b7 b8 b9 b10)

- 1. Program IADRSZ = 1,
- 2. Program DADR with 1 1 1 1 0 b1 b2 (b1 is the MSB of the 10-bit address, b2, etc.)
- Program TWI IADR with b3 b4 b5 b6 b7 b8 b9 b10 (b10 is the LSB of the 10-bit address)

Figure 34-13 below shows a byte write to an Atmel AT24LC512 EEPROM. This demonstrates the use of internal addresses to access the device.

Figure 34-13. Internal Address Usage



34.8.7 Using the Peripheral DMA Controller (PDC)

The use of the PDC significantly reduces the CPU load.

To assure correct implementation, respect the following programming sequences:

34.8.7.1 Data Transmit with the PDC

- 1. Initialize the transmit PDC (memory pointers, transfer size 1).
- 2. Configure the master (DADR, CKDIV, etc.) or slave mode.



- 3. Start the transfer by setting the PDC TXTEN bit.
- 4. Wait for the PDC ENDTX Flag either by using the polling method or ENDTX interrupt.
- 5. Disable the PDC by setting the PDC TXTDIS bit.
- 6. Wait for the TXRDY flag in TWI SR.
- 7. Set the STOP command in TWI_CR.
- 8. Write the last character in TWI THR.
- 9. (Optional) Wait for the TXCOMP flag in TWI SR before disabling the peripheral clock if required.

34.8.7.2 Data Receive with the PDC

The PDC transfer size must be defined with the buffer size minus 2. The two remaining characters must be managed without PDC to ensure that the exact number of bytes are received whatever the system bus latency conditions encountered during the end of buffer transfer period.

In slave mode, the number of characters to receive must be known in order to configure the PDC.


- 1. Initialize the receive PDC (memory pointers, transfer size 2).
- 2. Configure the master (DADR, CKDIV, etc.) or slave mode.
- 3. Set the PDC RXTEN bit.
- 4. (Master Only) Write the START bit in the TWI_CR to start the transfer.
- 5. Wait for the PDC ENDRX Flag either by using polling method or ENDRX interrupt.
- 6. Disable the PDC by setting the PDC RXTDIS bit.
- 7. Wait for the RXRDY flag in TWI SR.
- 8. Set the STOP command in TWI CR.
- 9. Read the penultimate character in TWI_RHR.
- 10. Wait for the RXRDY flag in TWI_SR.
- 11. Read the last character in TWI RHR.
- 12. (Optional) Wait for the TXCOMP flag in TWI SR before disabling the peripheral clock if required.

34.8.8 SMBUS Quick Command (Master Mode Only)

The TWI interface can perform a Quick Command:

- 1. Configure the master mode (DADR, CKDIV, etc.).
- 2. Write the MREAD bit in the TWI MMR at the value of the one-bit command to be sent.
- 3. Start the transfer by setting the QUICK bit in the TWI CR.

Figure 34-14. SMBUS Quick Command





34.8.9 Read-write Flowcharts

The following flowcharts shown in Figure 34-16 on page 708, Figure 34-17 on page 709, Figure 34-18 on page 710, Figure 34-19 on page 711 and Figure 34-20 on page 712 give examples for read and write operations. A polling or interrupt method can be used to check the status bits. The interrupt method requires that the interrupt enable register (TWI_IER) be configured first.

Figure 34-15. TWI Write Operation with Single Data Byte without Internal Address






Figure 34-16. TWI Write Operation with Single Data Byte and Internal Address




Figure 34-17. TWI Write Operation with Multiple Data Bytes with or without Internal Address






Figure 34-18. TWI Read Operation with Single Data Byte without Internal Address




Figure 34-19. TWI Read Operation with Single Data Byte and Internal Address







Figure 34-20. TWI Read Operation with Multiple Data Bytes with or without Internal Address



34.9 Multi-master Mode

34.9.1 Definition

More than one master may handle the bus at the same time without data corruption by using arbitration.

Arbitration starts as soon as two or more masters place information on the bus at the same time, and stops (arbitration is lost) for the master that intends to send a logical one while the other master sends a logical zero.

As soon as arbitration is lost by a master, it stops sending data and listens to the bus in order to detect a stop. When the stop is detected, the master who has lost arbitration may put its data on the bus by respecting arbitration.

Arbitration is illustrated in Figure 34-22 on page 714.

34.9.2 Different Multi-master Modes

Two multi-master modes may be distinguished:

- 1. TWI is considered as a Master only and will never be addressed.
- 2. TWI may be either a Master or a Slave and may be addressed.

Note: In both Multi-master modes arbitration is supported.

34.9.2.1 TWI as Master Only

In this mode, TWI is considered as a Master only (MSEN is always at one) and must be driven like a Master with the ARBLST (ARBitration Lost) flag in addition.

If arbitration is lost (ARBLST = 1), the programmer must reinitiate the data transfer.

If the user starts a transfer (ex.: DADR + START + W + Write in THR) and if the bus is busy, the TWI automatically waits for a STOP condition on the bus to initiate the transfer (see Figure 34-21 on page 714).

Note: The state of the bus (busy or free) is not indicated in the user interface.

34.9.2.2 TWI as Master or Slave

The automatic reversal from Master to Slave is not supported in case of a lost arbitration.

Then, in the case where TWI may be either a Master or a Slave, the programmer must manage the pseudo Multimaster mode described in the steps below.

- 1. Program TWI in Slave mode (SADR + MSDIS + SVEN) and perform Slave Access (if TWI is addressed).
- 2. If TWI has to be set in Master mode, wait until TXCOMP flag is at 1.
- 3. Program Master mode (DADR + SVDIS + MSEN) and start the transfer (ex: START + Write in THR).
- 4. As soon as the Master mode is enabled, TWI scans the bus in order to detect if it is busy or free. When the bus is considered as free, TWI initiates the transfer.
- 5. As soon as the transfer is initiated and until a STOP condition is sent, the arbitration becomes relevant and the user must monitor the ARBLST flag.
- 6. If the arbitration is lost (ARBLST is set to 1), the user must program the TWI in Slave mode in the case where the Master that won the arbitration wanted to access the TWI.
- 7. If TWI has to be set in Slave mode, wait until TXCOMP flag is at 1 and then program the Slave mode.

Note: In the case where the arbitration is lost and TWI is addressed, TWI will not acknowledge even if it is programmed in Slave mode as soon as ARBLST is set to 1. Then, the Master must repeat SADR.



Figure 34-21. Programmer Sends Data While the Bus is Busy






Figure 34-22. Arbitration Cases



The flowchart shown in Figure 34-23 on page 715 gives an example of read and write operations in Multi-master mode.

Figure 34-23. Multi-master Flowchart





34.10 Slave Mode


34.10.1 Definition

The Slave Mode is defined as a mode where the device receives the clock and the address from another device called the master.

In this mode, the device never initiates and never completes the transmission (START, REPEATED_START and STOP conditions are always provided by the master).

34.10.2 Application Block Diagram

Figure 34-24. Slave Mode Typical Application Block Diagram



34.10.3 Programming Slave Mode

The following fields must be programmed before entering Slave mode:

- SADR (TWI_SMR): The slave device address is used in order to be accessed by master devices in read or write mode.
- 2. MSDIS (TWI CR): Disable the master mode.
- 3. SVEN (TWI CR): Enable the slave mode.

As the device receives the clock, values written in TWI_CWGR are not taken into account.

34.10.4 Receiving Data

After a Start or Repeated Start condition is detected and if the address sent by the Master matches with the Slave address programmed in the SADR (Slave ADdress) field, SVACC (Slave ACCess) flag is set and SVREAD (Slave READ) indicates the direction of the transfer.

SVACC remains high until a STOP condition or a repeated START is detected. When such a condition is detected, EOSACC (End Of Slave ACCess) flag is set.

34.10.4.1Read Sequence

In the case of a Read sequence (SVREAD is high), TWI transfers data written in the TWI_THR (TWI Transmit Holding Register) until a STOP condition or a REPEATED_START + an address different from SADR is detected. Note that at the end of the read sequence TXCOMP (Transmission Complete) flag is set and SVACC reset.

As soon as data is written in the TWI_THR, TXRDY (Transmit Holding Register Ready) flag is reset, and it is set when the shift register is empty and the sent data acknowledged or not. If the data is not acknowledged, the NACK flag is set.

Note that a STOP or a repeated START always follows a NACK.



See Figure 34-25 on page 717.

34.10.4.2Write Sequence

In the case of a Write sequence (SVREAD is low), the RXRDY (Receive Holding Register Ready) flag is set as soon as a character has been received in the TWI_RHR (TWI Receive Holding Register). RXRDY is reset when reading the TWI_RHR.

TWI continues receiving data until a STOP condition or a REPEATED_START + an address different from SADR is detected. Note that at the end of the write sequence TXCOMP flag is set and SVACC reset.

See Figure 34-26 on page 718.

34.10.4.3 Clock Synchronization Sequence

In the case where TWI_THR or TWI_RHR is not written/read in time, TWI performs a clock synchronization.

Clock stretching information is given by the SCLWS (Clock Wait state) bit.

See Figure 34-28 on page 719 and Figure 34-29 on page 720.

34.10.4.4General Call

In the case where a GENERAL CALL is performed, GACC (General Call ACCess) flag is set.

After GACC is set, it is up to the programmer to interpret the meaning of the GENERAL CALL and to decode the new address programming sequence.

See Figure 34-27 on page 718.

34.10.5 Data Transfer

34.10.5.1Read Operation

The read mode is defined as a data requirement from the master.


After a START or a REPEATED START condition is detected, the decoding of the address starts. If the slave address (SADR) is decoded, SVACC is set and SVREAD indicates the direction of the transfer.

Until a STOP or REPEATED START condition is detected, TWI continues sending data loaded in the TWI THR.

If a STOP condition or a REPEATED START + an address different from SADR is detected, SVACC is reset.

Figure 34-25 on page 717 describes the write operation.

Figure 34-25. Read Access Ordered by a MASTER



Notes: 1. When SVACC is low, the state of SVREAD becomes irrelevant.

2. TXRDY is reset when data has been transmitted from TWI_THR to the shift register and set when this data has been acknowledged or non acknowledged.



34.10.5.2Write Operation

The write mode is defined as a data transmission from the master.


After a START or a REPEATED START, the decoding of the address starts. If the slave address is decoded, SVACC is set and SVREAD indicates the direction of the transfer (SVREAD is low in this case).

Until a STOP or REPEATED START condition is detected, TWI stores the received data in the TWI RHR.

If a STOP condition or a REPEATED START + an address different from SADR is detected, SVACC is reset.

Figure 34-26 describes the Write operation.

Figure 34-26. Write Access Ordered by a Master



- Notes: 1. When SVACC is low, the state of SVREAD becomes irrelevant.
 - 2. RXRDY is set when data has been transmitted from the shift register to the TWI RHR and reset when this data is read.

34.10.5.3General Call

The general call is performed in order to change the address of the slave.


If a GENERAL CALL is detected, GACC is set.

After the detection of General Call, it is up to the programmer to decode the commands which come afterwards.

In case of a WRITE command, the programmer has to decode the programming sequence and program a new SADR if the programming sequence matches.

Figure 34-27 describes the General Call access.

Figure 34-27. Master Performs a General Call



This method allows the user to create an own programming sequence by choosing the programming bytes and the Note: number of them. The programming sequence has to be provided to the master.



34.10.5.4Clock Synchronization


In both read and write modes, it may happen that TWI_THR/TWI_RHR buffer is not filled /emptied before the emission/reception of a new character. In this case, to avoid sending/receiving undesired data, a clock stretching mechanism is implemented.

Clock Synchronization in Read Mode

The clock is tied low if the shift register is empty and if a STOP or REPEATED START condition was not detected. It is tied low until the shift register is loaded.

Figure 34-28 describes the clock synchronization in Read mode.

Figure 34-28. Clock Synchronization in Read Mode



Notes: 1. TXRDY is reset when data has been written in the TWI_THR to the shift register and set when this data has been acknowledged or non acknowledged.

- 2. At the end of the read sequence, TXCOMP is set after a STOP or after a REPEATED_START + an address different from SADR
- 3. SCLWS is automatically set when the clock synchronization mechanism is started.


Clock Synchronization in Write Mode

The clock is tied low if the shift register and the TWI_RHR is full. If a STOP or REPEATED_START condition was not detected, it is tied low until TWI_RHR is read.

Figure 34-29 describes the clock synchronization in Read mode.



Figure 34-29. Clock Synchronization in Write Mode



Notes: 1. At the end of the read sequence, TXCOMP is set after a STOP or after a REPEATED_START + an address different from SADR

SCLWS is automatically set when the clock synchronization mechanism is started and automatically reset when the mechanism is finished.


34.10.5.5Reversal after a Repeated Start

Reversal of Read to Write

The master initiates the communication by a read command and finishes it by a write command.

Figure 34-30 describes the repeated start + reversal from Read to Write mode.

Figure 34-30. Repeated Start + Reversal from Read to Write Mode




Note: 1. TXCOMP is only set at the end of the transmission because after the repeated start, SADR is detected again.

Reversal of Write to Read

The master initiates the communication by a write command and finishes it by a read command. Figure 34-31 describes the repeated start + reversal from Write to Read mode.

Figure 34-31. Repeated Start + Reversal from Write to Read Mode



NOIES. 1.

- In this case, if TWI_THR has not been written at the end of the read command, the clock is automatically stretched before the ACK.
- 2. TXCOMP is only set at the end of the transmission because after the repeated start, SADR is detected again.

34.10.6 Using the Peripheral DMA Controller (PDC) in Slave Mode

The use of the PDC significantly reduces the CPU load.

34.10.6.1 Data Transmit with the PDC in Slave Mode

The following procedure shows an example to transmit data with PDC.

- 1. Initialize the transmit PDC (memory pointers, transfer size).
- 2. Start the transfer by setting the PDC TXTEN bit.
- 3. Wait for the PDC ENDTX Flag either by using the polling method or ENDTX interrupt.
- 4. Disable the PDC by setting the PDC TXTDIS bit.
- 5. (Optional) Wait for the TXCOMP flag in TWI SR before disabling the peripheral clock if required.

34.10.6.2Data Receive with the PDC in Slave Mode

The following procedure shows an example to transmit data with PDC where the number of characters to receive is known.


- 1. Initialize the receive PDC (memory pointers, transfer size).
- 2. Set the PDC RXTEN bit.
- 3. Wait for the PDC ENDRX flag either by using polling method or ENDRX interrupt.
- 4. Disable the PDC by setting the PDC RXTDIS bit.
- 5. (Optional) Wait for the TXCOMP flag in TWI_SR before disabling the peripheral clock if required.



34.10.7 Read Write Flowcharts

The flowchart shown in Figure 34-32 gives an example of read and write operations in Slave mode. A polling or interrupt method can be used to check the status bits. The interrupt method requires that the interrupt enable register (TWI_IER) be configured first.

Figure 34-32. Read Write Flowchart in Slave Mode



34.11 Two-wire Interface (TWI) User Interface

Table 34-7. Register Mapping

Offset	Register	Name	Access	Reset
0x00	Control Register	TWI_CR	Write-only	_
0x04	Master Mode Register	TWI_MMR	Read-write	0x00000000
0x08	Slave Mode Register	TWI_SMR	Read-write	0x00000000
0x0C	Internal Address Register	TWI_IADR	Read-write	0x00000000
0x10	Clock Waveform Generator Register	TWI_CWGR	Read-write	0x00000000
0x14-0x1C	Reserved	-	_	_
0x20	Status Register	TWI_SR	Read-only	0x0000F009
0x24	Interrupt Enable Register	TWI_IER	Write-only	_
0x28	Interrupt Disable Register	TWI_IDR	Write-only	-
0x2C	Interrupt Mask Register	TWI_IMR	Read-only	0x00000000
0x30	Receive Holding Register	TWI_RHR	Read-only	0x00000000
0x34	Transmit Holding Register	TWI_THR	Write-only	0x00000000
0xEC-0xFC	Reserved	-	_	_
0x100-0x128	Reserved for PDC registers	-	_	_

Note: All unlisted offset values are considered as "reserved".



34.11.1 TWI Control Register

Name: TWI CR

Address: 0x40018000 (0), 0x4001C000 (1)

Access: Write-only

Reset: 0x00 000000

31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
_	_	-	_	_	_	_	_
7	6	5	4	3	2	1	0
SWRST	QUICK	SVDIS	SVEN	MSDIS	MSEN	STOP	START

START: Send a START Condition

0: No effect.

1: A frame beginning with a START bit is transmitted according to the features defined in the mode register.

This action is necessary when the TWI peripheral wants to read data from a slave. When configured in Master Mode with a write operation, a frame is sent as soon as the user writes a character in the Transmit Holding Register (TWI_THR).

STOP: Send a STOP Condition

0: No effect.

- 1: STOP Condition is sent just after completing the current byte transmission in master read mode.
 - In single data byte master read, the START and STOP must both be set.
 - In multiple data bytes master read, the STOP must be set after the last data received but one.
 - In master read mode, if a NACK bit is received, the STOP is automatically performed.
 - In master data write operation, a STOP condition will be sent after the transmission of the current data is finished.

MSEN: TWI Master Mode Enabled

0: No effect.

1: If MSDIS = 0, the master mode is enabled.

Note: Switching from Slave to Master mode is only permitted when TXCOMP = 1.

MSDIS: TWI Master Mode Disabled

0: No effect.

1: The master mode is disabled, all pending data is transmitted. The shifter and holding characters (if it contains data) are transmitted in case of write operation. In read operation, the character being transferred must be completely received before disabling.

SVEN: TWI Slave Mode Enabled

0: No effect.



1: If SVDIS = 0, the slave mode is enabled.

Note: Switching from Master to Slave mode is only permitted when TXCOMP = 1.

• SVDIS: TWI Slave Mode Disabled

0: No effect.

1: The slave mode is disabled. The shifter and holding characters (if it contains data) are transmitted in case of read operation. In write operation, the character being transferred must be completely received before disabling.

• QUICK: SMBUS Quick Command

0: No effect.

1: If Master mode is enabled, a SMBUS Quick Command is sent.

• SWRST: Software Reset

0: No effect.

1: Equivalent to a system reset.



34.11.2 TWI Master Mode Register

Name: TWI_MMR

Address: 0x40018004 (0), 0x4001C004 (1)

Access: Read-writ e

Reset: 0x00000000

i (COCt.	000000000						
31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_				DADR			
15	14	13	12	11	10	9	8
_	-	_	MREAD	_	-	IAD	RSZ
7	6	5	4	3	2	1	0
_	_	_	_	_	_	_	_

• IADRSZ: Internal Device Address Size

Value	Name	Description
0	NONE	No internal device address
1	1_BYTE	One-byte internal device address
2	2_BYTE	Two-byte internal device address
3	3_BYTE	Three-byte internal device address

• MREAD: Master Read Direction

0: Master write direction.

1: Master read direction.

• DADR: Device Address

The device address is used to access slave devices in read or write mode. Those bits are only used in Master mode.

34.11.3 TWI Slave Mode Register

Name: TWI_SMR

Address: 0x40018008 (0), 0x4001C008 (1)

Access: Read-write

Reset: 0x00000000

31	30	29	28	27	26	25	24
_	_	_	-	-	_	_	-
23	22	21	20	19	18	17	16
_				SADR			
15	14	13	12	11	10	9	8
_	_	_	_	_	_		
7	6	5	4	3	2	1	0
_	-	_	_	_	-	_	_

• SADR: Slave Address

The slave device address is used in Slave mode in order to be accessed by master devices in read or write mode.

SADR must be programmed before enabling the Slave mode or after a general call. Writes at other times have no effect.



34.11.4 TWI Internal Address Register

Name: TWI_IA DR

Address: 0x4001800C (0), 0x4001C00C (1)

Access: Read-writ e

Reset: 0x00000000

31	30	29	28	27	26	25	24			
_	_	_	_	_	_	_	_			
23	22	21	20	19	18	17	16			
	IADR									
15	14	13	12	11	10	9	8			
			IAI	DR						
7	6	5	4	3	2	1	0			
	IADR									

• IADR: Internal Address

0, 1, 2 or 3 bytes depending on IADRSZ.

34.11.5 TWI Clock Waveform Generator Register

Name: TWI_CW GR

Address: 0x40018010 (0), 0x4001C010 (1)

Access: Read-writ e

Reset: 0x00000000

31	30	29	28	27	26	25	24			
_	_	_	-	_	_	-	_			
23	22	21	20	19	18	17	16			
_	_	_	_	_	CKDIV					
15	14	13	12	11	10	9	8			
			СН	DIV						
7	6	5	4	3	2	1	0			
	CLDIV									

TWI_CWGR is only used in Master mode.

• CLDIV: Clock Low Divider

The SCL low period is defined as follows:

$$t_{low} = ((\text{CLDIV} \times 2^{\text{CKDIV}}) + 4) \times t_{MCK}$$

• CHDIV: Clock High Divider

The SCL high period is defined as follows:

$$t_{high} = ((\text{CHDIV} \times 2^{\text{CKDIV}}) + 4) \times t_{MCK}$$

. CKDIV: Clock Divider

The CKDIV is used to increase both SCL high and low periods.

34.11.6 TWI Status Register

Name: TWI SR

Address: 0x40018020 (0), 0x4001C020 (1)

Access: Read-only

Reset: 0x0000F009

31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
TXBUFE	RXBUFF	ENDTX	ENDRX	EOSACC	SCLWS	ARBLST	NACK
7	6	5	4	3	2	1	0
_	OVRE	GACC	SVACC	SVREAD	TXRDY	RXRDY	TXCOMP

• TXCOMP: Transmission Completed (automatically set / reset)

TXCOMP used in Master mode:

- 0: During the length of the current frame.
- 1: When both holding and shifter registers are empty and STOP condition has been sent.

TXCOMP behavior in Master mode can be seen in Figure 34-8 on page 703 and in Figure 34-10 on page 704.

TXCOMP used in Slave mode:

- 0: As soon as a Start is detected.
- 1: After a Stop or a Repeated Start + an address different from SADR is detected.

TXCOMP behavior in Slave mode can be seen in Figure 34-28 on page 719, Figure 34-29 on page 720, Figure 34-30 on page 720 and Figure 34-31 on page 721.

RXRDY: Receive Holding Register Ready (automatically set / reset)

- 0: No character has been received since the last TWI_RHR read operation.
- 1: A byte has been received in the TWI_RHR since the last read.

RXRDY behavior in Master mode can be seen in Figure 34-10 on page 704.

RXRDY behavior in Slave mode can be seen in Figure 34-26 on page 718, Figure 34-29 on page 720, Figure 34-30 on page 720 and Figure 34-31 on page 721.

TXRDY: Transmit Holding Register Ready (automatically set / reset)

TXRDY used in Master mode:

- 0: The transmit holding register has not been transferred into shift register. Set to 0 when writing into TWI_THR.
- 1: As soon as a data byte is transferred from TWI_THR to internal shifter or if a NACK error is detected, TXRDY is set at the same time as TXCOMP and NACK. TXRDY is also set when MSEN is set (enable TWI).

TXRDY behavior in Master mode can be seen in Figure 34.8.4 on page 701.

TXRDY used in Slave mode:

0: As soon as data is written in the TWI THR, until this data has been transmitted and acknowledged (ACK or NACK).



1: It indicates that the TWI_THR is empty and that data has been transmitted and acknowledged.

If TXRDY is high and if a NACK has been detected, the transmission will be stopped. Thus when TRDY = NACK = 1, the programmer must not fill TWI THR to avoid losing it.

TXRDY behavior in Slave mode can be seen in Figure 34-25 on page 717, Figure 34-28 on page 719, Figure 34-30 on page 720 and Figure 34-31 on page 721.

SVREAD: Slave Read (automatically set / reset)

This bit is only used in Slave mode. When SVACC is low (no Slave access has been detected) SVREAD is irrelevant.

- 0: Indicates that a write access is performed by a Master.
- 1: Indicates that a read access is performed by a Master.

SVREAD behavior can be seen in Figure 34-25 on page 717, Figure 34-26 on page 718, Figure 34-30 on page 720 and Figure 34-31 on page 721.

SVACC: Slave Access (automatically set / reset)

This bit is only used in Slave mode.

- 0: TWI is not addressed. SVACC is automatically cleared after a NACK or a STOP condition is detected.
- 1: Indicates that the address decoding sequence has matched (A Master has sent SADR). SVACC remains high until a NACK or a STOP condition is detected.

SVACC behavior can be seen in Figure 34-25 on page 717, Figure 34-26 on page 718, Figure 34-30 on page 720 and Figure 34-31 on page 721.

GACC: General Call Access (clear on read)

This bit is only used in Slave mode.

- 0: No General Call has been detected.
- 1: A General Call has been detected. After the detection of General Call, if need be, the programmer may acknowledge this access and decode the following bytes and respond according to the value of the bytes.

GACC behavior can be seen in Figure 34-27 on page 718.

OVRE: Overrun Error (clear on read)

This bit is only used in Master mode.

- 0: TWI_RHR has not been loaded while RXRDY was set
- 1: TWI RHR has been loaded while RXRDY was set. Reset by read in TWI SR when TXCOMP is set.

NACK: Not Acknowledged (clear on read)

NACK used in Master mode:

- 0: Each data byte has been correctly received by the far-end side TWI slave component.
- 1: A data byte or an address byte has not been acknowledged by the slave component. Set at the same time as TXCOMP.

NACK used in Slave Read mode:

- 0: Each data byte has been correctly received by the Master.
- 1: In read mode, a data byte has not been acknowledged by the Master. When NACK is set the programmer must not fill TWI_THR even if TXRDY is set, because it means that the Master will stop the data transfer or re initiate it.

Note that in Slave Write mode all data are acknowledged by the TWI.



ARBLST: Arbitration Lost (clear on read)

This bit is only used in Master mode.

0: Arbitration won.

1: Arbitration lost. Another master of the TWI bus has won the multi-master arbitration. TXCOMP is set at the same time.

SCLWS: Clock Wait State (automatically set / reset)

This bit is only used in Slave mode.

0: The clock is not stretched.

1: The clock is stretched. TWI_THR / TWI_RHR buffer is not filled / emptied before the emission / reception of a new character.

SCLWS behavior can be seen in Figure 34-28 on page 719 and Figure 34-29 on page 720.

EOSACC: End Of Slave Access (clear on read)

This bit is only used in Slave mode.

0: A slave access is being performing.

1: The Slave Access is finished. End Of Slave Access is automatically set as soon as SVACC is reset.

EOSACC behavior can be seen in Figure 34-30 on page 720 and Figure 34-31 on page 721

ENDRX: End of RX buffer

0: The Receive Counter Register has not reached 0 since the last write in TWI_RCR or TWI_RNCR.

1: The Receive Counter Register has reached 0 since the last write in TWI_RCR or TWI_RNCR.

. ENDTX: End of TX buffer

0: The Transmit Counter Register has not reached 0 since the last write in TWI TCR or TWI TNCR.

1: The Transmit Counter Register has reached 0 since the last write in TWI_TCR or TWI_TNCR.

• RXBUFF: RX Buffer Full

0: TWI_RCR or TWI_RNCR have a value other than 0.

1: Both TWI RCR and TWI RNCR have a value of 0.

• TXBUFE: TX Buffer Empty

0: TWI_TCR or TWI_TNCR have a value other than 0.

1: Both TWI_TCR and TWI_TNCR have a value of 0.



34.11.7 TWI Interrupt Enable Register

Name: TWI_IE R

Address: 0x40018024 (0), 0x4001C024 (1)

Access: Write-only

Reset: 0x00000000

31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	_	_	_	-	_	_
15	14	13	12	11	10	9	8
TXBUFE	RXBUFF	ENDTX	ENDRX	EOSACC	SCL_WS	ARBLST	NACK
7	6	5	4	3	2	1	0
_	OVRE	GACC	SVACC	_	TXRDY	RXRDY	TXCOMP

The following configuration values are valid for all listed bit names of this register:

0: No effect.

1: Enables the corresponding interrupt.

• TXCOMP: Transmission Completed Interrupt Enable

RXRDY: Receive Holding Register Ready Interrupt Enable

• TXRDY: Transmit Holding Register Ready Interrupt Enable

SVACC: Slave Access Interrupt Enable

• GACC: General Call Access Interrupt Enable

• OVRE: Overrun Error Interrupt Enable

NACK: Not Acknowledge Interrupt Enable

ARBLST: Arbitration Lost Interrupt Enable

• SCL_WS: Clock Wait State Interrupt Enable

• EOSACC: End Of Slave Access Interrupt Enable

• ENDRX: End of Receive Buffer Interrupt Enable

• ENDTX: End of Transmit Buffer Interrupt Enable

• RXBUFF: Receive Buffer Full Interrupt Enable

• TXBUFE: Transmit Buffer Empty Interrupt Enable



34.11.8 TWI Interrupt Disable Register

Name: TWI_ID R

Address: 0x40018028 (0), 0x4001C028 (1)

Access: Write-only

Reset: 0x00000000

31	30	29	28	27	26	25	24
_	_	_	_	_	-	_	_
23	22	21	20	19	18	17	16
_	_	_	_	_	-	_	_
15	14	13	12	11	10	9	8
TXBUFE	RXBUFF	ENDTX	ENDRX	EOSACC	SCL_WS	ARBLST	NACK
7	6	5	4	3	2	1	0
_	OVRE	GACC	SVACC	_	TXRDY	RXRDY	TXCOMP

The following configuration values are valid for all listed bit names of this register:

0: No effect.

1: Disables the corresponding interrupt.

• TXCOMP: Transmission Completed Interrupt Disable

• RXRDY: Receive Holding Register Ready Interrupt Disable

• TXRDY: Transmit Holding Register Ready Interrupt Disable

SVACC: Slave Access Interrupt Disable

• GACC: General Call Access Interrupt Disable

• OVRE: Overrun Error Interrupt Disable

NACK: Not Acknowledge Interrupt Disable

ARBLST: Arbitration Lost Interrupt Disable

SCL WS: Clock Wait State Interrupt Disable

• EOSACC: End Of Slave Access Interrupt Disable

• ENDRX: End of Receive Buffer Interrupt Disable

• ENDTX: End of Transmit Buffer Interrupt Disable

• RXBUFF: Receive Buffer Full Interrupt Disable

• TXBUFE: Transmit Buffer Empty Interrupt Disable

34.11.9 TWI Interrupt Mask Register

Name: TWI IMR

Address: 0x4001802C (0), 0x4001C02C (1)

Access: Read-only

Reset: 0x00000000

31	30	29	28	27	26	25	24
_	_	-	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	_	_	_	-	-	_
15	14	13	12	11	10	9	8
TXBUFE	RXBUFF	ENDTX	ENDRX	EOSACC	SCL_WS	ARBLST	NACK
7	6	5	4	3	2	1	0
_	OVRE	GACC	SVACC	_	TXRDY	RXRDY	TXCOMP

The following configuration values are valid for all listed bit names of this register:

0: The corresponding interrupt is disabled.

1: The corresponding interrupt is enabled.

TXCOMP: Transmission Completed Interrupt Mask

RXRDY: Receive Holding Register Ready Interrupt Mask

• TXRDY: Transmit Holding Register Ready Interrupt Mask

SVACC: Slave Access Interrupt Mask

• GACC: General Call Access Interrupt Mask

OVRE: Overrun Error Interrupt Mask

• NACK: Not Acknowledge Interrupt Mask

ARBLST: Arbitration Lost Interrupt Mask

SCL_WS: Clock Wait State Interrupt Mask

EOSACC: End Of Slave Access Interrupt Mask

ENDRX: End of Receive Buffer Interrupt Mask

• ENDTX: End of Transmit Buffer Interrupt Mask

• RXBUFF: Receive Buffer Full Interrupt Mask

• TXBUFE: Transmit Buffer Empty Interrupt Mask



34.11.10TWI Receive Holding Register

Name: TWI_RH R

Address: 0x40018030 (0), 0x4001C030 (1)

Access: Read-only

Reset: 0x00000000

31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
_	_	_	_	_	_	_	_
7	6	5	4	3	2	1	0
			RXI	DATA		_	

[•] RXDATA: Master or Slave Receive Holding Data

34.11.11TWI Transmit Holding Register

Name: TWI_THR

Address: 0x40018034 (0), 0x4001C034 (1)

Access: Write-only

Reset: 0x00000000

31	30	29	28	27	26	25	24
_	-	_	_	-	_	_	-
23	22	21	20	19	18	17	16
_	-	_	_	_	_	_	_
15	14	13	12	11	10	9	8
_	_	_	_	_	_	_	_
7	6	5	4	3	2	1	0
			TXE	DATA			

[•] TXDATA: Master or Slave Transmit Holding Data



35. Universal Asynchronous Receiver Transmitter (UART)

35.1 Description

The Universal Asynchronous Receiver Transmitter (UART) features a two-pin UART that can be used for communication and trace purposes and offers an ideal medium for in-situ programming solutions.

Moreover, the association with a peripheral DMA controller (PDC) permits packet handling for these tasks with processor time reduced to a minimum.

35.2 Embedded Characteristics

- Two-pin UART
 - Independent Receiver and Transmitter with a Common Programmable Baud Rate Generator
 - Even, Odd, Mark or Space Parity Generation
 - Parity, Framing and Overrun Error Detection
 - Automatic Echo, Local Loopback and Remote Loopback Channel Modes
 - Interrupt Generation
 - Support for Two PDC Channels with Connection to Receiver and Transmitter

35.3 Block Diagram

Figure 35-1. UART Functional Block Diagram




Table 35-1. UART Pin Description

Pin Name	Description	Туре
URXD	UART Receive Data	Input
UTXD	UART Transmit Data	Output

35.4 Product Dependencies

35.4.1 I/O Lines

The UART pins are multiplexed with PIO lines. The user must first configure the corresponding PIO Controller to enable I/O line operations of the UART.

Table 35-2. I/O Lines

Instance	Signal	I/O Line	Peripheral
UART0	URXD0	PA9	Α
UART0	UTXD0	PA10	Α
UART1	URXD1	PB2	Α
UART1	UTXD1	PB3	Α

35.4.2 Power Management

The UART clock can be controlled through the Power Management Controller (PMC). In this case, the user must first configure the PMC to enable the UART clock. Usually, the peripheral identifier used for this purpose is 1.

35.4.3 Interrupt Source

The UART interrupt line is connected to one of the interrupt sources of the Interrupt Controller. Interrupt handling requires programming of the Interrupt Controller before configuring the UART.

35.5 UART Operations

The UART operates in asynchronous mode only and supports only 8-bit character handling (with parity). It has no clock pin.

The UART is made up of a receiver and a transmitter that operate independently, and a common baud rate generator. Receiver timeout and transmitter time guard are not implemented. However, all the implemented features are compatible with those of a standard USART.

35.5.1 Baud Rate Generator


The baud rate generator provides the bit period clock named baud rate clock to both the receiver and the transmitter.

The baud rate clock is the master clock divided by 16 times the value (CD) written in UART_BRGR (Baud Rate Generator Register). If UART_BRGR is set to 0, the baud rate clock is disabled and the UART remains inactive. The maximum allowable baud rate is Master Clock divided by 16. The minimum allowable baud rate is Master Clock divided by (16 x 65536).

Baud Rate =
$$\frac{MCK}{16 \times CD}$$



Figure 35-2. Baud Rate Generator



35.5.2 Receiver

35.5.2.1 Receiver Reset, Enable and Disable

After device reset, the UART receiver is disabled and must be enabled before being used. The receiver can be enabled by writing the Control register (UART_CR) with the bit RXEN at 1. At this command, the receiver starts looking for a start bit.

The programmer can disable the receiver by writing UART_CR with the bit RXDIS at 1. If the receiver is waiting for a start bit, it is immediately stopped. However, if the receiver has already detected a start bit and is receiving the data, it waits for the stop bit before actually stopping its operation.

The receiver can be put in reset state by writing UART_CR with the bit RSTRX at 1. In this case, the receiver immediately stops its current operations and is disabled, whatever its current state. If RSTRX is applied when data is being processed, this data is lost.

35.5.2.2 Start Detection and Data Sampling

The UART only supports asynchronous operations, and this affects only its receiver. The UART receiver detects the start of a received character by sampling the URXD signal until it detects a valid start bit. A low level (space) on URXD is interpreted as a valid start bit if it is detected for more than seven cycles of the sampling clock, which is 16 times the baud rate. Hence, a space that is longer than 7/16 of the bit period is detected as a valid start bit. A space which is 7/16 of a bit period or shorter is ignored and the receiver continues to wait for a valid start bit.

When a valid start bit has been detected, the receiver samples the URXD at the theoretical midpoint of each bit. It is assumed that each bit lasts 16 cycles of the sampling clock (1-bit period) so the bit sampling point is eight cycles (0.5-bit period) after the start of the bit. The first sampling point is therefore 24 cycles (1.5-bit periods) after detecting the falling edge of the start bit.

Each subsequent bit is sampled 16 cycles (1-bit period) after the previous one.

Figure 35-3. Start Bit Detection







Figure 35-4. Character Reception


Example: 8-bit, parity enabled 1 stop



35.5.2.3 Receiver Ready

When a complete character is received, it is transferred to the Receive Holding register (UART_RHR) and the RXRDY status bit in the Status register (UART_SR) is set. The bit RXRDY is automatically cleared when UART_RHR is read.


Figure 35-5. Receiver Ready



35.5.2.4 Receiver Overrun

The OVRE status bit in UART_SR is set if UART_RHR has not been read by the software (or the Peripheral Data Controller or DMA Controller) since the last transfer, the RXRDY bit is still set and a new character is received. OVRE is cleared when the software writes a 1 to the bit RSTSTA (Reset Status) in UART_CR.

Figure 35-6. Receiver Overrun




35.5.2.5 Parity Error

Each time a character is received, the receiver calculates the parity of the received data bits, in accordance with the field PAR in the Mode register (UART_MR). It then compares the result with the received parity bit. If different, the parity error bit PARE in UART_SR is set at the same time RXRDY is set. The parity bit is cleared when UART_CR is written with the bit RSTSTA (Reset Status) at 1. If a new character is received before the reset status command is written, the PARE bit remains at 1.




Figure 35-7. Parity Error



35.5.2.6 Receiver Framing Error

When a start bit is detected, it generates a character reception when all the data bits have been sampled. The stop bit is also sampled and when it is detected at 0, the FRAME (Framing Error) bit in UART_SR is set at the same time the RXRDY bit is set. The FRAME bit remains high until the control register UART_CR is written with the bit RSTSTA at 1.

Figure 35-8. Receiver Framing Error



35.5.3 Transmitter

35.5.3.1 Transmitter Reset, Enable and Disable

After device reset, the UART transmitter is disabled and must be enabled before being used. The transmitter is enabled by writing UART_CR with the bit TXEN at 1. From this command, the transmitter waits for a character to be written in the Transmit Holding Register (UART_THR) before actually starting the transmission.

The programmer can disable the transmitter by writing UART_CR with the bit TXDIS at 1. If the transmitter is not operating, it is immediately stopped. However, if a character is being processed into the Shift Register and/or a character has been written in the Transmit Holding Register, the characters are completed before the transmitter is actually stopped.


The programmer can also put the transmitter in its reset state by writing the UART_CR with the bit RSTTX at 1. This immediately stops the transmitter, whether or not it is processing characters.

35.5.3.2 Transmit Format

The UART transmitter drives the pin UTXD at the baud rate clock speed. The line is driven depending on the format defined in UART_MR and the data stored in the Shift Register. One start bit at level 0, then the 8 data bits, from the lowest to the highest bit, one optional parity bit and one stop bit at 1 are consecutively shifted out as shown in the following figure. The field PARE in UART_MR defines whether or not a parity bit is shifted out. When a parity bit is enabled, it can be selected between an odd parity, an even parity, or a fixed space or mark bit.



Figure 35-9. Character Transmission




35.5.3.3 Transmitter Control

When the transmitter is enabled, the bit TXRDY (Transmitter Ready) is set in UART_SR. The transmission starts when the programmer writes in the Transmit Holding register (UART_THR), and after the written character is transferred from UART_THR to the Shift Register. The TXRDY bit remains high until a second character is written in UART_THR. As soon as the first character is completed, the last character written in UART_THR is transferred into the shift register and TXRDY rises again, showing that the holding register is empty.

When both the Shift Register and UART_THR are empty, i.e., all the characters written in UART_THR have been processed, the TXEMPTY bit rises after the last stop bit has been completed.

Figure 35-10. Transmitter Control



35.5.4 Peripheral DMA Controller (PDC)

Both the receiver and the transmitter of the UART are connected to a PDC.

The peripheral data controller channels are programmed via registers that are mapped within the UART user interface from the offset 0x100. The status bits are reported in UART_SR and generate an interrupt.

The RXRDY bit triggers the PDC channel data transfer of the receiver. This results in a read of the data in UART_RHR. The TXRDY bit triggers the PDC channel data transfer of the transmitter. This results in a write of data in UART_THR.

35.5.5 Test Modes

The UART supports three test modes. These modes of operation are programmed by using the CHMODE field in UART MR.




The automatic echo mode allows bit-by-bit retransmission. When a bit is received on the URXD line, it is sent to the UTXD line. The transmitter operates normally, but has no effect on the UTXD line.

The local loopback mode allows the transmitted characters to be received. UTXD and URXD pins are not used and the output of the transmitter is internally connected to the input of the receiver. The URXD pin level has no effect and the UTXD line is held high, as in idle state.

The remote loopback mode directly connects the URXD pin to the UTXD line. The transmitter and the receiver are disabled and have no effect. This mode allows a bit-by-bit retransmission.

Figure 35-11. Test Modes



35.6 Universal Asynchronous Receiver Transmitter (UART) User Interface

Table 35-3. Register Mapping

Offset	Register	Name	Access	Reset
0x0000	Control Register	UART_CR	Write-only	_
0x0004	Mode Register	UART_MR	Read/Write	0x0
0x0008	Interrupt Enable Register	UART_IER	Write-only	_
0x000C	Interrupt Disable Register	UART_IDR	Write-only	_
0x0010	Interrupt Mask Register	UART_IMR	Read-only	0x0
0x0014	Status Register	UART_SR	Read-only	_
0x0018	Receive Holding Register	UART_RHR	Read-only	0x0
0x001C	Transmit Holding Register	UART_THR	Write-only	_
0x0020	Baud Rate Generator Register	UART_BRGR	Read/Write	0x0
0x0024 - 0x003C	Reserved	_	_	_
0x0040 - 0x00E8	Reserved	_	_	_
0x00EC - 0x00FC	Reserved	_	_	- -
0x0100 - 0x0128	Reserved for PDC registers	_	_	_



35.6.1 UART Control Register

Name: UART_CR

Address: 0x400E0600 (0), 0x400E0800 (1)

Access: Write-only

31	30	29	28	27	26	25	24
_	1	1	-	-	_	-	_
23	22	21	20	19	18	17	16
_		-	-	-	_	-	_
15	14	13	12	11	10	9	8
_	-	ı	ı	ı	_	ı	RSTSTA
7	6	5	4	3	2	1	0
TXDIS	TXEN	RXDIS	RXEN	RSTTX	RSTRX	_	_

RSTRX: Reset Receiver

0: No effect.

1: The receiver logic is reset and disabled. If a character is being received, the reception is aborted.

RSTTX: Reset Transmitter

0: No effect.

1: The transmitter logic is reset and disabled. If a character is being transmitted, the transmission is aborted.

• RXEN: Receiver Enable

0: No effect.

1: The receiver is enabled if RXDIS is 0.

RXDIS: Receiver Disable

0: No effect.

1: The receiver is disabled. If a character is being processed and RSTRX is not set, the character is completed before the receiver is stopped.

• TXEN: Transmitter Enable

0: No effect.

1: The transmitter is enabled if TXDIS is 0.

• TXDIS: Transmitter Disable

0: No effect.

1: The transmitter is disabled. If a character is being processed and a character has been written in the UART_THR and RSTTX is not set, both characters are completed before the transmitter is stopped.

· RSTSTA: Reset Status Bits

0: No effect.

1: Resets the status bits PARE, FRAME and OVRE in the UART_SR.

35.6.2 UART Mode Register

Name: UART_MR

Address: 0x400E0604 (0), 0x400E0804 (1)

Access: Read/Write

31	30	29	28	27	26	25	24
_	_	1	1			ı	_
23	22	21	20	19	18	17	16
_	_		ı			ı	_
15	14	13	12	11	10	9	8
CHM	1ODE	-	ı		PAR		_
7	6	5	4	3	2	1	0
_	_			_	_	-	_

• PAR: Parity Type

Value	Name	Description			
0	EVEN	Even Parity			
1	ODD	Odd Parity			
2	SPACE	Space: parity forced to 0			
3	MARK	Mark: parity forced to 1			
4	NO	No parity			

• CHMODE: Channel Mode

Value	Name	Description			
0	NORMAL	Normal mode			
1	AUTOMATIC	Automatic echo			
2	LOCAL_LOOPBACK	Local loopback			
3	REMOTE_LOOPBACK	Remote loopback			



35.6.3 UART Interrupt Enable Register

Name: UART_IER

Address: 0x400E0608 (0), 0x400E0808 (1)

Access: Write-only

31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	ı	_	_	_	_	ı	_
15	14	13	12	11	10	9	8
_	ı	_	RXBUFF	TXBUFE	_	TXEMPTY	_
7	6	5	4	3	2	1	0
PARE	FRAME	OVRE	ENDTX	ENDRX	_	TXRDY	RXRDY

The following configuration values are valid for all listed bit names of this register:

0: No effect.

1: Enables the corresponding interrupt.

• RXRDY: Enable RXRDY Interrupt

• TXRDY: Enable TXRDY Interrupt

• ENDRX: Enable End of Receive Transfer Interrupt

• ENDTX: Enable End of Transmit Interrupt

• OVRE: Enable Overrun Error Interrupt

• FRAME: Enable Framing Error Interrupt

• PARE: Enable Parity Error Interrupt

• TXEMPTY: Enable TXEMPTY Interrupt

• TXBUFE: Enable Buffer Empty Interrupt

• RXBUFF: Enable Buffer Full Interrupt

35.6.4 UART Interrupt Disable Register

Name: UART_IDR

Address: 0x400E060C (0), 0x400E080C (1)

Access: Write-only

31	30	29	28	27	26	25	24
_	1	-	_	_	1	ı	_
23	22	21	20	19	18	17	16
_		-	_	_	ı	ı	_
15	14	13	12	11	10	9	8
_	-	ı	RXBUFF	TXBUFE	ı	TXEMPTY	_
7	6	5	4	3	2	1	0
PARE	FRAME	OVRE	ENDTX	ENDRX		TXRDY	RXRDY

The following configuration values are valid for all listed bit names of this register:

0: No effect.

1: Disables the corresponding interrupt.

• RXRDY: Disable RXRDY Interrupt

• TXRDY: Disable TXRDY Interrupt

• ENDRX: Disable End of Receive Transfer Interrupt

• ENDTX: Disable End of Transmit Interrupt

• OVRE: Disable Overrun Error Interrupt

• FRAME: Disable Framing Error Interrupt

• PARE: Disable Parity Error Interrupt

• TXEMPTY: Disable TXEMPTY Interrupt

• TXBUFE: Disable Buffer Empty Interrupt

• RXBUFF: Disable Buffer Full Interrupt



35.6.5 UART Interrupt Mask Register

Name: UART_IMR

Address: 0x400E0610 (0), 0x400E0810 (1)

Access: Read-only

31	30	29	28	27	26	25	24
_	_	_	_	_	_	-	_
23	22	21	20	19	18	17	16
_		ı	_	_	_	ı	_
15	14	13	12	11	10	9	8
_	-	ı	RXBUFF	TXBUFE	_	TXEMPTY	_
7	6	5	4	3	2	1	0
PARE	FRAME	OVRE	ENDTX	ENDRX	_	TXRDY	RXRDY

The following configuration values are valid for all listed bit names of this register:

0: The corresponding interrupt is disabled.

1: The corresponding interrupt is enabled.

• RXRDY: Mask RXRDY Interrupt

• TXRDY: Disable TXRDY Interrupt

• ENDRX: Mask End of Receive Transfer Interrupt

• ENDTX: Mask End of Transmit Interrupt

• OVRE: Mask Overrun Error Interrupt

• FRAME: Mask Framing Error Interrupt

• PARE: Mask Parity Error Interrupt

• TXEMPTY: Mask TXEMPTY Interrupt

TXBUFE: Mask TXBUFE Interrupt

• RXBUFF: Mask RXBUFF Interrupt

35.6.6 UART Status Register

Name: UART SR

Address: 0x400E0614 (0), 0x400E0814 (1)

Access: Read-only

31	30	29	28	27	26	25	24
_	1	-	_	_	_	-	_
23	22	21	20	19	18	17	16
_	-	-	_	_	_	-	_
15	14	13	12	11	10	9	8
_	ı	ı	RXBUFF	TXBUFE	_	TXEMPTY	_
7	6	5	4	3	2	1	0
PARE	FRAME	OVRE	ENDTX	ENDRX	_	TXRDY	RXRDY

RXRDY: Receiver Ready

0: No character has been received since the last read of the UART_RHR, or the receiver is disabled.

1: At least one complete character has been received, transferred to UART_RHR and not yet read.

TXRDY: Transmitter Ready

0: A character has been written to UART_THR and not yet transferred to the Shift Register, or the transmitter is disabled.

1: There is no character written to UART_THR not yet transferred to the Shift Register.

ENDRX: End of Receiver Transfer

0: The end of transfer signal from the receiver Peripheral Data Controller channel is inactive.

1: The end of transfer signal from the receiver Peripheral Data Controller channel is active.

• ENDTX: End of Transmitter Transfer

0: The end of transfer signal from the transmitter Peripheral Data Controller channel is inactive.

1: The end of transfer signal from the transmitter Peripheral Data Controller channel is active.

• OVRE: Overrun Error

0: No overrun error has occurred since the last RSTSTA.

1: At least one overrun error has occurred since the last RSTSTA.

• FRAME: Framing Error

0: No framing error has occurred since the last RSTSTA.

1: At least one framing error has occurred since the last RSTSTA.

PARE: Parity Error

0: No parity error has occurred since the last RSTSTA.

1: At least one parity error has occurred since the last RSTSTA.

• TXEMPTY: Transmitter Empty

0: There are characters in UART THR, or characters being processed by the transmitter, or the transmitter is disabled.

1: There are no characters in UART THR and there are no characters being processed by the transmitter.



• TXBUFE: Transmission Buffer Empty

- 0: The buffer empty signal from the transmitter PDC channel is inactive.
- 1: The buffer empty signal from the transmitter PDC channel is active.

• RXBUFF: Receive Buffer Full

- 0: The buffer full signal from the receiver PDC channel is inactive.
- 1: The buffer full signal from the receiver PDC channel is active.



35.6.7 UART Receiver Holding Register

Name: UART_RHR

Address: 0x400E0618 (0), 0x400E0818 (1)

Access: Read-only

31	30	29	28	27	26	25	24
_	_	ı	_	1	1	ı	_
23	22	21	20	19	18	17	16
_	_	ı	_		ı	ı	_
15	14	13	12	11	10	9	8
_	_	ı	_	-	ı	ı	_
7	6	5	4	3	2	1	0
RXCHR							

• RXCHR: Received Character

Last received character if RXRDY is set.



35.6.8 UART Transmit Holding Register

Name: UART_THR

Address: 0x400E061C (0), 0x400E081C (1)

Access: Write-only

31	30	29	28	27	26	25	24
_	_	ı	_	_	1	ı	_
23	22	21	20	19	18	17	16
_	_	ı	_	_		ı	_
15	14	13	12	11	10	9	8
_	_	-	_	_	_	_	_
7	6	5	4	3	2	1	0
TXCHR							

• TXCHR: Character to be Transmitted

Next character to be transmitted after the current character if TXRDY is not set.

35.6.9 UART Baud Rate Generator Register

Name: UART_BRGR

Address: 0x400E0620 (0), 0x400E0820 (1)

Access: Read/Write

31	30	29	28	27	26	25	24
_	_	1	-	-	1	-	_
23	22	21	20	19	18	17	16
_	_	-	1	1	_	1	_
15	14	13	12	11	10	9	8
CD							
7	6	5	4	3	2	1	0
CD							

• CD: Clock Divisor

0: Baud Rate Clock is disabled

1 to 65,535: MCK / (CD x 16)



36. Universal Synchronous Asynchronous Receiver Transceiver (USART)

36.1 Description

The Universal Synchronous Asynchronous Receiver Transceiver (USART) provides one full duplex universal synchronous asynchronous serial link. Data frame format is widely programmable (data length, parity, number of stop bits) to support a maximum of standards. The receiver implements parity error, framing error and overrun error detection. The receiver time-out enables handling variable-length frames and the transmitter timeguard facilitates communications with slow remote devices. Multidrop communications are also supported through address bit handling in reception and transmission.

The USART features three test modes: remote loopback, local loopback and automatic echo.

The USART supports specific operating modes providing interfaces on RS485, and SPI buses, with ISO7816 T = 0 or T = 1 smart card slots, infrared transceivers and connection to modem ports. The hardware handshaking feature enables an out-of-band flow control by automatic management of the pins RTS and CTS.

The USART supports the connection to the Peripheral DMA Controller, which enables data transfers to the transmitter and from the receiver. The PDC provides chained buffer management without any intervention of the processor.

36.2 Embedded Characteristics

- Programmable Baud Rate Generator
- 5- to 9-bit Full-duplex Synchronous or Asynchronous Serial Communications
 - 1, 1.5 or 2 Stop Bits in Asynchronous Mode or 1 or 2 Stop Bits in Synchronous Mode
 - Parity Generation and Error Detection
 - Framing Error Detection, Overrun Error Detection
 - MSB- or LSB-first
 - Optional Break Generation and Detection
 - By 8 or by 16 Over-sampling Receiver Frequency
 - Optional Hardware Handshaking RTS-CTS
 - Optional Modem Signal Management DTR-DSR-DCD-RI
 - Receiver Time-out and Transmitter Timeguard
 - Optional Multidrop Mode with Address Generation and Detection
- RS485 with Driver Control Signal
- ISO7816, T = 0 or T = 1 Protocols for Interfacing with Smart Cards
 - NACK Handling, Error Counter with Repetition and Iteration Limit
- IrDA Modulation and Demodulation
 - Communication at up to 115.2 Kbps
- SPI Mode
 - MASTER or Slave
 - Serial Clock Programmable Phase and Polarity
 - SPI Serial Clock (SCK) Frequency up to Internal Clock Frequency MCK/6
- Test Modes
 - Remote Loopback, Local Loopback, Automatic Echo
- Supports Connection of:
 - Two Peripheral DMA Controller Channels (PDC)
- Offers Buffer Transfer without Processor Intervention



36.3 Block Diagram

Figure 36-1. USART Block Diagram





Table 36-1. SPI Operating Mode

Pin	USART	SPI Slave	SPI Master				
RXD	RXD	MOSI	MISO				
TXD	TXD	MISO	MOSI				
RTS	RTS	_	CS				
CTS	CTS	CS	_				



36.4 Application Block Diagram

Figure 36-2. Application Block Diagram



36.5 I/O Lines Description

Table 36-2. I/O Line Description

Name	Description	Туре	Active Level	
SCK	Serial Clock	I/O	_	
	Transmit Serial Data			
TXD	or Master Out Slave In (MOSI) in SPI master mode	I/O	_	
	or Master In Slave Out (MISO) in SPI slave mode			
	Receive Serial Data			
RXD	or Master In Slave Out (MISO) in SPI master mode	I/O	_	
	or Master Out Slave In (MOSI) in SPI slave mode			
RI	Ring Indicator	Input	Low	
DSR	Data Set Ready	Input	Low	
DCD	Data Carrier Detect	Input	Low	
DTR	Data Terminal Ready	Output	Low	
OTO	Clear to Send	land.	1	
CTS	or Slave Select (NSS) in SPI slave mode	Input	Low	
DTC	Request to Send	Outroit	1	
RTS	or Slave Select (NSS) in SPI master mode	Output	Low	



36.6 Product Dependencies

36.6.1 I/O Lines

The pins used for interfacing the USART may be multiplexed with the PIO lines. The programmer must first program the PIO controller to assign the desired USART pins to their peripheral function. If I/O lines of the USART are not used by the application, they can be used for other purposes by the PIO Controller.

To prevent the TXD line from falling when the USART is disabled, the use of an internal pull up is mandatory. If the hardware handshaking feature or Modem mode is used, the internal pull up on TXD must also be enabled.

All the pins of the modems may or may not be implemented on the USART. Only USART1 fully equipped with all the modem signals. On USARTs not equipped with the corresponding pin, the associated control bits and statuses have no effect on the behavior of the USART.

Table 36-3. I/O Lines

Instance	Signal	I/O Line	Peripheral
USART0	CTS0	PA8	Α
USART0	RTS0	PA7	Α
USART0	RXD0	PA5	Α
USART0	SCK0	PA2	В
USART0	TXD0	PA6	Α
USART1	CTS1	PA25	Α
USART1	DCD1	PA26	Α
USART1	DSR1	PA28	Α
USART1	DTR1	PA27	Α
USART1	RI1	PA29	Α
USART1	RTS1	PA24	Α
USART1	RXD1	PA21	Α
USART1	SCK1	PA23	А
USART1	TXD1	PA22	А

36.6.2 Power Management

The USART is not continuously clocked. The programmer must first enable the USART Clock in the Power Management Controller (PMC) before using the USART. However, if the application does not require USART operations, the USART clock can be stopped when not needed and be restarted later. In this case, the USART will resume its operations where it left off.

Configuring the USART does not require the USART clock to be enabled.

36.6.3 Interrupt

The USART interrupt line is connected on one of the internal sources of the Interrupt Controller. Using the USART interrupt requires the Interrupt Controller to be programmed first. Note that it is not recommended to use the USART interrupt line in edge sensitive mode.

Table 36-4. Peripheral IDs

Instance	ID
USART0	14
USART1	15



36.7 Functional Description

36.7.1 Baud Rate Generator

The baud rate generator provides the bit period clock named the baud rate clock to both the receiver and the transmitter.


The baud rate generator clock source can be selected by setting the USCLKS field in US MR between:

- The master clock MCK
- A division of the master clock, the divider being product dependent, but generally set to 8
- The external clock, available on the SCK pin

The baud rate generator is based upon a 16-bit divider, which is programmed with the CD field of the Baud Rate Generator register (US_BRGR). If a zero is written to CD, the baud rate generator does not generate any clock. If a one is written to CD, the divider is bypassed and becomes inactive.

If the external SCK clock is selected, the duration of the low and high levels of the signal provided on the SCK pin must be longer than a master clock (MCK) period. The frequency of the signal provided on SCK must be at least 3 times lower than MCK in USART mode, or 6 times lower in SPI mode.

Figure 36-3. Baud Rate Generator



36.7.1.1 Baud Rate in Asynchronous Mode

If the USART is programmed to operate in asynchronous mode, the selected clock is first divided by CD, which is field programmed in the US_BRGR. The resulting clock is provided to the receiver as a sampling clock and then divided by 16 or 8, depending on the programming of the OVER bit in the US_MR.

If OVER is set, the receiver sampling is eight times higher than the baud rate clock. If OVER is cleared, the sampling is performed at 16 times the baud rate clock.

The baud rate is calculated as per the following formula:

$$Baudrate = \frac{SelectedClock}{(8(2 - Over)CD)}$$

This gives a maximum baud rate of MCK divided by 8, assuming that MCK is the highest possible clock and that the OVER bit is set.



Baud Rate Calculation Example

Table 36-5 shows calculations of CD to obtain a baud rate at 38,400 bit/s for different source clock frequencies. This table also shows the actual resulting baud rate and the error.

Table 36-5. Baud Rate Example (OVER = 0)

Source Clock (MHz)	Expected Baud Rate (Bit/s)	Calculation Result	CD	Actual Baud Rate (Bit/s)	Error
3,686,400	38,400	6.00	6	38,400.00	0.00%
4,915,200	38,400	8.00	8	38,400.00	0.00%
5,000,000	38,400	8.14	8	39,062.50	1.70%
7,372,800	38,400	12.00	12	38,400.00	0.00%
8,000,000	38,400	13.02	13	38,461.54	0.16%
12,000,000	38,400	19.53	20	37,500.00	2.40%
12,288,000	38,400	20.00	20	38,400.00	0.00%
14,318,180	38,400	23.30	23	38,908.10	1.31%
14,745,600	38,400	24.00	24	38,400.00	0.00%
18,432,000	38,400	30.00	30	38,400.00	0.00%
24,000,000	38,400	39.06	39	38,461.54	0.16%
24,576,000	38,400	40.00	40	38,400.00	0.00%
25,000,000	38,400	40.69	40	38,109.76	0.76%
32,000,000	38,400	52.08	52	38,461.54	0.16%
32,768,000	38,400	53.33	53	38,641.51	0.63%
33,000,000	38,400	53.71	54	38,194.44	0.54%
40,000,000	38,400	65.10	65	38,461.54	0.16%
50,000,000	38,400	81.38	81	38,580.25	0.47%

The baud rate is calculated with the following formula:

$$BaudRate = MCK/CD \times 16$$

The baud rate error is calculated with the following formula. It is not recommended to work with an error higher than 5%.

$$Error = 1 - \left(\frac{ExpectedBaudRate}{ActualBaudRate}\right)$$

36.7.1.2 Fractional Baud Rate in Asynchronous Mode


The baud rate generator previously defined is subject to the following limitation: the output frequency changes by only integer multiples of the reference frequency. An approach to this problem is to integrate a fractional N clock generator that has a high resolution. The generator architecture is modified to obtain baud rate changes by a fraction of the reference source clock. This fractional part is programmed with the FP field in the US_BRGR. If FP is not 0, the fractional part is activated. The resolution is one eighth of the clock divider. This feature is only available when using USART normal mode. The fractional baud rate is calculated using the following formula:

$$Baudrate = \frac{SelectedClock}{\left(8(2-Over)\left(CD + \frac{FP}{8}\right)\right)}$$



The modified architecture is presented below:

Figure 36-4. Fractional Baud Rate Generator



36.7.1.3 Baud Rate in Synchronous Mode or SPI Mode

If the USART is programmed to operate in synchronous mode, the selected clock is simply divided by the field CD in the US_BRGR.

$$BaudRate = \frac{SelectedClock}{CD}$$

In synchronous mode, if the external clock is selected (USCLKS = 3), the clock is provided directly by the signal on the USART SCK pin. No division is active. The value written in US_BRGR has no effect. The external clock frequency must be at least 3 times lower than the system clock. In synchronous mode master (USCLKS = 0 or 1, CLK0 set to 1), the receive part limits the SCK maximum frequency toMCK/3 in USART mode, or MCK/6 in SPI mode.

When either the external clock SCK or the internal clock divided (MCK/DIV) is selected, the value programmed in CD must be even if the user has to ensure a 50:50 mark/space ratio on the SCK pin. If the internal clock MCK is selected, the baud rate generator ensures a 50:50 duty cycle on the SCK pin, even if the value programmed in CD is odd.

36.7.1.4 Baud Rate in ISO 7816 Mode

The ISO7816 specification defines the bit rate with the following formula:

$$B = \frac{Di}{Fi} \times f$$

where:

- B is the bit rate
- Di is the bit-rate adjustment factor
- Fi is the clock frequency division factor
- f is the ISO7816 clock frequency (Hz)



Di is a binary value encoded on a 4-bit field, named DI, as represented in Table 36-6.

Table 36-6. Binary and Decimal Values for Di

DI field	0001	0010	0011	0100	0101	0110	1000	1001
Di (decimal)	1	2	4	8	16	32	12	20

Fi is a binary value encoded on a 4-bit field, named FI, as represented in Table 36-7.

Table 36-7. Binary and Decimal Values for Fi

FI field	0000	0001	0010	0011	0100	0101	0110	1001	1010	1011	1100	1101
Fi (decimal)	372	372	558	744	1116	1488	1860	512	768	1024	1536	2048

Table 36-8 shows the resulting Fi/Di Ratio, which is the ratio between the ISO7816 clock and the baud rate clock.

Table 36-8. Possible Values for the Fi/Di Ratio

Fi/Di	372	558	774	1116	1488	1806	512	768	1024	1536	2048
1	372	558	744	1116	1488	1860	512	768	1024	1536	2048
2	186	279	372	558	744	930	256	384	512	768	1024
4	93	139.5	186	279	372	465	128	192	256	384	512
8	46.5	69.75	93	139.5	186	232.5	64	96	128	192	256
16	23.25	34.87	46.5	69.75	93	116.2	32	48	64	96	128
32	11.62	17.43	23.25	34.87	46.5	58.13	16	24	32	48	64
12	31	46.5	62	93	124	155	42.66	64	85.33	128	170.6
20	18.6	27.9	37.2	55.8	74.4	93	25.6	38.4	51.2	76.8	102.4


If the USART is configured in ISO7816 mode, the clock selected by the USCLKS field in the US_MR is first divided by the value programmed in the field CD in the US_BRGR. The resulting clock can be provided to the SCK pin to feed the smart card clock inputs. This means that the CLKO bit can be set in US_MR.

This clock is then divided by the value programmed in the FI_DI_RATIO field in the FI_DI_Ratio register (US_FIDI). This is performed by the Sampling Divider, which performs a division by up to 2047 in ISO7816 mode. The non-integer values of the Fi/Di Ratio are not supported and the user must program the FI_DI_RATIO field to a value as close as possible to the expected value.

The FI_DI_RATIO field resets to the value 0x174 (372 in decimal) and is the most common divider between the ISO7816 clock and the bit rate (Fi = 372, Di = 1).

Figure 36-5 shows the relation between the Elementary Time Unit, corresponding to a bit time, and the ISO 7816 clock.

Figure 36-5. Elementary Time Unit (ETU)



36.7.2 Receiver and Transmitter Control

After reset, the receiver is disabled. The user must enable the receiver by setting the RXEN bit in the Control register (US_CR). However, the receiver registers can be programmed before the receiver clock is enabled.

After reset, the transmitter is disabled. The user must enable it by setting the TXEN bit in the US_CR. However, the transmitter registers can be programmed before being enabled.

The receiver and the transmitter can be enabled together or independently.

At any time, the software can perform a reset on the receiver or the transmitter of the USART by setting the corresponding bit, RSTRX and RSTTX respectively, in the US_CR. The software resets clear the status flag and reset internal state machines but the user interface configuration registers hold the value configured prior to software reset. Regardless of what the receiver or the transmitter is performing, the communication is immediately stopped.

The user can also independently disable the receiver or the transmitter by setting RXDIS and TXDIS respectively in the US_CR. If the receiver is disabled during a character reception, the USART waits until the end of reception of the current character, then the reception is stopped. If the transmitter is disabled while it is operating, the USART waits the end of transmission of both the current character and character being stored in the Transmit Holding register (US_THR). If a timeguard is programmed, it is handled normally.


36.7.3 Synchronous and Asynchronous Modes

36.7.3.1 Transmitter Operations

The transmitter performs the same in both synchronous and asynchronous operating modes (SYNC = 0 or SYNC = 1). One start bit, up to 9 data bits, one optional parity bit and up to two stop bits are successively shifted out on the TXD pin at each falling edge of the programmed serial clock.

The number of data bits is selected by the CHRL field and the MODE 9 bit in US_MR. Nine bits are selected by setting the MODE 9 bit regardless of the CHRL field. The parity bit is set according to the PAR field in US_MR. The even, odd, space, marked or none parity bit can be configured. The MSBF field in the US_MR configures which data bit is sent first. If written to 1, the most significant bit is sent first. If written to 0, the less significant bit is sent first. The number of stop bits is selected by the NBSTOP field in the US_MR. The 1.5 stop bit is supported in asynchronous mode only.

Figure 36-6. Character Transmit




The characters are sent by writing in the Transmit Holding register (US_THR). The transmitter reports two status bits in the Channel Status register (US_CSR): TXRDY (Transmitter Ready), which indicates that US_THR is empty and TXEMPTY, which indicates that all the characters written in US_THR have been processed. When the current character processing is completed, the last character written in US_THR is transferred into the Shift register of the transmitter and US_THR becomes empty, thus TXRDY rises.

Both TXRDY and TXEMPTY bits are low when the transmitter is disabled. Writing a character in US_THR while TXRDY is low has no effect and the written character is lost.




Figure 36-7. Transmitter Status



36.7.3.2 Manchester Encoder


When the Manchester encoder is in use, characters transmitted through the USART are encoded based on biphase Manchester II format. To enable this mode, set the MAN field in the US_MR register to 1. Depending on polarity configuration, a logic level (zero or one), is transmitted as a coded signal one-to-zero or zero-to-one. Thus, a transition always occurs at the midpoint of each bit time. It consumes more bandwidth than the original NRZ signal (2x) but the receiver has more error control since the expected input must show a change at the center of a bit cell. An example of Manchester encoded sequence is: the byte 0xB1 or 10110001 encodes to 10 01 10 10 01 01 10, assuming the default polarity of the encoder. Figure 36-8 illustrates this coding scheme.

Figure 36-8. NRZ to Manchester Encoding



The Manchester encoded character can also be encapsulated by adding both a configurable preamble and a start frame delimiter pattern. Depending on the configuration, the preamble is a training sequence, composed of a predefined pattern with a programmable length from 1 to 15 bit times. If the preamble length is set to 0, the preamble waveform is not generated prior to any character. The preamble pattern is chosen among the following sequences: ALL_ONE, ALL_ZERO, ONE_ZERO or ZERO_ONE, writing the field TX_PP in the US_MAN register, the field TX_PL is used to configure the preamble length. Figure 36-9 illustrates and defines the valid patterns. To improve flexibility, the encoding scheme can be configured using the TX_MPOL field in the US_MAN register. If the TX_MPOL field is set to zero (default), a logic zero is encoded with a zero-to-one transition and a logic one is encoded with a one-to-zero transition. If the TX_MPOL field is set to one, a logic one is encoded with a one-to-zero transition and a logic zero is encoded with a zero-to-one transition.


Figure 36-9. Preamble Patterns, Default Polarity Assumed



A start frame delimiter is to be configured using the ONEBIT field in the US_MR register. It consists of a user-defined pattern that indicates the beginning of a valid data. Figure 36-10 illustrates these patterns. If the start frame delimiter, also known as the start bit, is one bit, (ONEBIT to 1), a logic zero is Manchester encoded and indicates that a new character is being sent serially on the line. If the start frame delimiter is a synchronization pattern also referred to as sync (ONEBIT to 0), a sequence of three bit times is sent serially on the line to indicate the start of a new character. The sync waveform is in itself an invalid Manchester waveform as the transition occurs at the middle of the second bit time. Two distinct sync patterns are used: the command sync and the data sync. The command sync has a logic one level for one and a half bit times, then a transition to logic zero for the second one and a half bit times. If the MODSYNC field in the US_MR is set to 1, the next character is a command. If it is set to 0, the next character is a data. When direct memory access is used, the MODSYNC field can be immediately updated with a modified character located in memory. To enable this mode, VAR_SYNC field in US_MR register must be set to 1. In this case, the MODSYNC field in the US_MR is bypassed and the sync configuration is held in the TXSYNH in the US_THR. The USART character format is modified and includes sync information.




Figure 36-10. Start Frame Delimiter



Drift Compensation

Drift compensation is available only in 16X oversampling mode. An hardware recovery system allows a larger clock drift. To enable the hardware system, the bit in the USART_MAN register must be set. If the RXD edge is one 16X clock cycle from the expected edge, this is considered as normal jitter and no corrective actions is taken. If the RXD event is between 4 and 2 clock cycles before the expected edge, then the current period is shortened by one clock cycle. If the RXD event is between 2 and 3 clock cycles after the expected edge, then the current period is lengthened by one clock cycle. These intervals are considered to be drift and so corrective actions are automatically taken.

Figure 36-11. Bit Resynchronization



36.7.3.3 Asynchronous Receiver

If the USART is programmed in asynchronous operating mode (SYNC = 0), the receiver oversamples the RXD input line. The oversampling is either 16 or 8 times the baud rate clock, depending on the OVER bit in the US_MR.

The receiver samples the RXD line. If the line is sampled during one half of a bit time to 0, a start bit is detected and data, parity and stop bits are successively sampled on the bit rate clock.

If the oversampling is 16, (OVER to 0), a start is detected at the eighth sample to 0. Then, data bits, parity bit and stop bit are sampled on each 16 sampling clock cycle. If the oversampling is 8 (OVER to 1), a start bit is detected at the fourth sample to 0. Then, data bits, parity bit and stop bit are sampled on each 8 sampling clock cycle.

The number of data bits, first bit sent and parity mode are selected by the same fields and bits as the transmitter, i.e., respectively CHRL, MODE9, MSBF and PAR. For the synchronization mechanism **only**, the number of stop bits has no effect on the receiver as it considers only one stop bit, regardless of the field NBSTOP, so that resynchronization between the receiver and the transmitter can occur. Moreover, as soon as the stop bit is sampled, the receiver starts looking for a new start bit so that resynchronization can also be accomplished when the transmitter is operating with one stop bit.

Figure 36-12 and Figure 36-13 illustrate start detection and character reception when USART operates in asynchronous mode.

Figure 36-12. Asynchronous Start Detection





Figure 36-13. Asynchronous Character Reception

Example: 8-bit, Parity Enabled



36.7.3.4 Manchester Decoder

When the MAN field in the US_MR is set to 1, the Manchester decoder is enabled. The decoder performs both preamble and start frame delimiter detection. One input line is dedicated to Manchester encoded input data.

An optional preamble sequence can be defined, its length is user-defined and totally independent of the emitter side. Use RX_PL in US_MAN register to configure the length of the preamble sequence. If the length is set to 0, no preamble is detected and the function is disabled. In addition, the polarity of the input stream is programmable with RX_MPOL field in US_MAN register. Depending on the desired application the preamble pattern matching is to be defined via the RX_PP field in US_MAN. See Figure 36-9 for available preamble patterns.


Unlike preamble, the start frame delimiter is shared between Manchester Encoder and Decoder. So, if ONEBIT field is set to 1, only a zero encoded Manchester can be detected as a valid start frame delimiter. If ONEBIT is set



to 0, only a sync pattern is detected as a valid start frame delimiter. Decoder operates by detecting transition on incoming stream. If RXD is sampled during one quarter of a bit time to zero, a start bit is detected. See Figure 36-14. The sample pulse rejection mechanism applies.

The RXIDLEV bit in the US_MAN informs the USART of the receiver line idle state value (receiver line inactive). The user must define RXIDLEV to ensure reliable synchronization. By default, RXIDLEV is set to one (receiver line is at level 1 when there is no activity).

Figure 36-14. Asynchronous Start Bit Detection



The receiver is activated and starts preamble and frame delimiter detection, sampling the data at one quarter and then three quarters. If a valid preamble pattern or start frame delimiter is detected, the receiver continues decoding with the same synchronization. If the stream does not match a valid pattern or a valid start frame delimiter, the receiver resynchronizes on the next valid edge. The minimum time threshold to estimate the bit value is three quarters of a bit time.

If a valid preamble (if used) followed with a valid start frame delimiter is detected, the incoming stream is decoded into NRZ data and passed to USART for processing. Figure 36-15 illustrates Manchester pattern mismatch. When incoming data stream is passed to the USART, the receiver is also able to detect Manchester code violation. A code violation is a lack of transition in the middle of a bit cell. In this case, MANE flag in the US_CSR is raised. It is cleared by writing the US_CR with the RSTSTA bit to 1. See Figure 36-16 for an example of Manchester error detection during data phase.

Figure 36-15. Preamble Pattern Mismatch





Figure 36-16. Manchester Error Flag



When the start frame delimiter is a sync pattern (ONEBIT field to 0), both command and data delimiter are supported. If a valid sync is detected, the received character is written as RXCHR field in the US_RHR register and the RXSYNH is updated. RXCHR is set to 1 when the received character is a command, and it is set to 0 if the received character is a data. This mechanism alleviates and simplifies the direct memory access as the character contains its own sync field in the same register.


As the decoder is setup to be used in unipolar mode, the first bit of the frame has to be a zero-to-one transition.

36.7.3.5 Radio Interface: Manchester Encoded USART Application

This section describes low data rate RF transmission systems and their integration with a Manchester encoded USART. These systems are based on transmitter and receiver ICs that support ASK and FSK modulation schemes.

The goal is to perform full duplex radio transmission of characters using two different frequency carriers. See the configuration in Figure 36-17.

Figure 36-17. Manchester Encoded Characters RF Transmission





The USART peripheral is configured as a Manchester encoder/decoder. Looking at the downstream communication channel, Manchester encoded characters are serially sent to the RF emitter. This may also include a user defined preamble and a start frame delimiter. Mostly, preamble is used in the RF receiver to distinguish between a valid data from a transmitter and signals due to noise. The Manchester stream is then modulated. See Figure 36-18 for an example of ASK modulation scheme. When a logic one is sent to the ASK modulator, the power amplifier, referred to as PA, is enabled and transmits an RF signal at downstream frequency. When a logic zero is transmitted, the RF signal is tumed off. If the FSK modulator is activated, two different frequencies are used to transmit data. When a logic 1 is sent, the modulator outputs an RF signal at frequency F0 and switches to F1 if the data sent is a 0. See Figure 36-19.

From the receiver side, another carrier frequency is used. The RF receiver performs a bit check operation examining demodulated data stream. If a valid pattern is detected, the receiver switches to receiving mode. The demodulated stream is sent to the Manchester decoder. Because of bit checking inside RF IC, the data transferred to the microcontroller is reduced by a user-defined number of bits. The Manchester preamble length is to be defined in accordance with the RF IC configuration.

Figure 36-18. ASK Modulator Output





Figure 36-19. FSK Modulator Output



36.7.3.6 Synchronous Receiver


In synchronous mode (SYNC = 1), the receiver samples the RXD signal on each rising edge of the baud rate clock. If a low level is detected, it is considered as a start. All data bits, the parity bit and the stop bits are sampled and the receiver waits for the next start bit. Synchronous mode operations provide a high-speed transfer capability.

Configuration fields and bits are the same as in asynchronous mode.

Figure 36-20 illustrates a character reception in synchronous mode.

Figure 36-20. Synchronous Mode Character Reception






36.7.3.7 Receiver Operations

When a character reception is completed, it is transferred to the Receive Holding register (US_RHR) and the RXRDY bit in US_CSR rises. If a character is completed while the RXRDY is set, the OVRE (Overrun Error) bit is set. The last character is transferred into US_RHR and overwrites the previous one. The OVRE bit is cleared by writing US_CR with the RSTSTA (Reset Status) bit to 1.

Figure 36-21. Receiver Status



36.7.3.8 Parity

The USART supports five parity modes that are selected by writing to the PAR field in the US_MR. The PAR field also enables the multidrop mode, see "Multidrop Mode" on page 774. Even and odd parity bit generation and error detection are supported.

If even parity is selected, the parity generator of the transmitter drives the parity bit to 0 if a number of 1s in the character data bit is even, and to 1 if the number of 1s is odd. Accordingly, the receiver parity checker counts the number of received 1s and reports a parity error if the sampled parity bit does not correspond. If odd parity is selected, the parity generator of the transmitter drives the parity bit to 1 if a number of 1s in the character data bit is even, and to 0 if the number of 1s is odd. Accordingly, the receiver parity checker counts the number of received 1s and reports a parity error if the sampled parity bit does not correspond. If the mark parity is used, the parity generator of the transmitter drives the parity bit to 1 for all characters. The receiver parity checker reports an error if the parity bit is sampled to 0. If the space parity is used, the parity generator of the transmitter drives the parity bit to 0 for all characters. The receiver parity checker reports an error if the parity bit is sampled to 1. If parity is disabled, the transmitter does not generate any parity bit and the receiver does not report any parity error.




Table 36-9 shows an example of the parity bit for the character 0x41 (character ASCII "A") depending on the configuration of the USART. Because there are two bits to 1, 1 bit is added when a parity is odd, or 0 is added when a parity is even.

Table 36-9. Parity Bit Examples

Character	Hexadecimal	Binary	Parity Bit	Parity Mode
А	0x41	0100 0001	1	Odd
А	0x41	0100 0001	0	Even
А	0x41	0100 0001	1	Mark
А	0x41	0100 0001	0	Space
А	0x41	0100 0001	None	None

When the receiver detects a parity error, it sets the PARE (Parity Error) bit in the US_CSR. The PARE bit can be cleared by writing the US_CR with the RSTSTA bit to 1. Figure 36-22 illustrates the parity bit status setting and clearing.

Figure 36-22. Parity Error



36.7.3.9 Multidrop Mode

If the value 0x6 or 0x07 is written to the PAR field in the US_MR, the USART runs in multidrop mode. This mode differentiates the data characters and the address characters. Data is transmitted with the parity bit to 0 and addresses are transmitted with the parity bit to 1.

If the USART is configured in multidrop mode, the receiver sets the PARE parity error bit when the parity bit is high and the transmitter is able to send a character with the parity bit high when a one is written to the SENTA bit in the US_CR.

To handle parity error, the PARE bit is cleared when a one is written to the RSTSTA bit in the US CR.

The transmitter sends an address byte (parity bit set) when SENDA is written to in the US_CR. In this case, the next byte written to the US_THR is transmitted as an address. Any character written in the US_THR without having written the command SENDA is transmitted normally with the parity to 0.

36.7.3.10Transmitter Timeguard

The timeguard feature enables the USART interface with slow remote devices.

The timeguard function enables the transmitter to insert an idle state on the TXD line between two characters. This idle state actually acts as a long stop bit.

The duration of the idle state is programmed in the TG field of the Transmitter Timeguard register (US_TTGR). When this field is written to zero no timeguard is generated. Otherwise, the transmitter holds a high level on TXD after each transmitted byte during the number of bit periods programmed in TG in addition to the number of stop bits.

As illustrated in Figure 36-23, the behavior of TXRDY and TXEMPTY status bits is modified by the programming of a timeguard. TXRDY rises only when the start bit of the next character is sent, and thus remains to 0 during the timeguard transmission if a character has been written in US_THR. TXEMPTY remains low until the timeguard transmission is completed as the timeguard is part of the current character being transmitted.

Figure 36-23. Timeguard Operations




Table 36-10 indicates the maximum length of a timeguard period that the transmitter can handle in relation to the function of the baud rate.

Table 36-10. Maximum Timeguard Length Depending on Baud Rate

Baud Rate (Bit/s)	Bit Time (µs)	Timeguard (ms)
1,200	833	212.50
9,600	104	26.56
14,400 69	.4	17.71
19,200	52.1	13.28
28,800	34.7	8.85
38,400	26	6.63
56,000	17.9	4.55
57,600	17.4	4.43
115,200	8.7	2.21

36.7.3.11Receiver Time-out

The Receiver Time-out provides support in handling variable-length frames. This feature detects an idle condition on the RXD line. When a time-out is detected, the bit TIMEOUT in the US_CSR rises and can generate an interrupt, thus indicating to the driver an end of frame.

The time-out delay period (during which the receiver waits for a new character) is programmed in the TO field of the Receiver Time-out register (US_RTOR). If the TO field is written to 0, the Receiver Time-out is disabled and no time-out is detected. The TIMEOUT bit in the US_CSR remains at 0. Otherwise, the receiver loads a 16-bit counter



with the value programmed in TO. This counter is decremented at each bit period and reloaded each time a new character is received. If the counter reaches 0, the TIMEOUT bit in US_CSR rises. Then, the user can either:

- Stop the counter clock until a new character is received. This is performed by writing a one to the STTTO
 (Start Time-out) bit the US_CR. In this case, the idle state on RXD before a new character is received will not
 provide a time-out. This prevents having to handle an interrupt before a character is received and allows
 waiting for the next idle state on RXD after a frame is received.
- Obtain an interrupt while no character is received. This is performed by writing a one to the RETTO (Reload
 and Start Time-out) bit in the US_CR. If RETTO is performed, the counter starts counting down immediately
 from the value TO. This enables generation of a periodic interrupt so that a user time-out can be handled, for
 example when no key is pressed on a keyboard.

If STTTO is performed, the counter clock is stopped until a first character is received. The idle state on RXD before the start of the frame does not provide a time-out. This prevents having to obtain a periodic interrupt and enables a wait of the end of frame when the idle state on RXD is detected.

If RETTO is performed, the counter starts counting down immediately from the value TO. This enables generation of a periodic interrupt so that a user time-out can be handled, for example when no key is pressed on a keyboard.

Figure 36-24 shows the block diagram of the Receiver Time-out feature.

Figure 36-24. Receiver Time-out Block Diagram




Table 36-11 gives the maximum time-out period for some standard baud rates.

Table 36-11. Maximum Time-out Period


Baud Rate (Bit/s)	Bit Time (μs)	Time-out (ms)
600	1,667	109,225
1,200	833	54,613
2,400	417	27,306
4,800	208	13,653
9,600	104	6,827
14,400	69	4,551
19,200	52	3,413
28,800	35	2,276
38,400	26	1,704
56,000	18	1,170
57,600	17	1,138
200,000	5	328

36.7.3.12Framing Error

The receiver is capable of detecting framing errors. A framing error happens when the stop bit of a received character is detected at level 0. This can occur if the receiver and the transmitter are fully desynchronized.

A framing error is reported on the FRAME bit of US_CSR. The FRAME bit is asserted in the middle of the stop bit as soon as the framing error is detected. It is cleared by writing US_CR with the RSTSTA bit to 1.

Figure 36-25. Framing Error Status



36.7.3.13Transmit Break

The user can request the transmitter to generate a break condition on the TXD line. A break condition drives the TXD line low during at least one complete character. It appears the same as a 0x00 character sent with the parity and the stop bits to 0. However, the transmitter holds the TXD line at least during one character until the user requests the break condition to be removed.

A break is transmitted by writing US_CR with the STTBRK bit to 1. This can be performed at any time, either while the transmitter is empty (no character in either the Shift register or in US_THR) or when a character is being transmitted. If a break is requested while a character is being shifted out, the character is first completed before the TXD line is held low.

Once STTBRK command is requested further STTBRK commands are ignored until the end of the break is completed.

The break condition is removed by writing US_CR with the STPBRK bit to 1. If the STPBRK is requested before the end of the minimum break duration (one character, including start, data, parity and stop bits), the transmitter ensures that the break condition completes.

The transmitter considers the break as though it is a character, i.e., the STTBRK and STPBRK commands are taken into account only if the TXRDY bit in US_CSR is to 1 and the start of the break condition clears the TXRDY and TXEMPTY bits as if a character is processed.

Writing US_CR with both STTBRK and STPBRK bits to 1 can lead to an unpredictable result. All STPBRK commands requested without a previous STTBRK command are ignored. A byte written into the Transmit Holding register while a break is pending, but not started, is ignored.


After the break condition, the transmitter returns the TXD line to 1 for a minimum of 12 bit times. Thus, the transmitter ensures that the remote receiver detects correctly the end of break and the start of the next character. If the timeguard is programmed with a value higher than 12, the TXD line is held high for the timeguard period.

After holding the TXD line for this period, the transmitter resumes normal operations.

Figure 36-26 illustrates the effect of both the Start Break (STTBRK) and Stop Break (STPBRK) commands on the TXD line.



Figure 36-26. Break Transmission



36.7.3.14Receive Break

The receiver detects a break condition when all data, parity and stop bits are low. This corresponds to detecting a framing error with data to 0x00, but FRAME remains low.


When the low stop bit is detected, the receiver asserts the RXBRK bit in US_CSR. This bit may be cleared by writing US_CR with the bit RSTSTA to 1.

An end of receive break is detected by a high level for at least 2/16 of a bit period in asynchronous operating mode or one sample at high level in synchronous operating mode. The end of break detection also asserts the RXBRK bit.

36.7.3.15Hardware Handshaking

The USART features a hardware handshaking out-of-band flow control. The RTS and CTS pins are used to connect with the remote device, as shown in Figure 36-27.

Figure 36-27. Connection with a Remote Device for Hardware Handshaking



Setting the USART to operate with hardware handshaking is performed by writing the USART_MODE field in US_MR to the value 0x2.

The USART behavior when hardware handshaking is enabled is the same as the behavior in standard synchronous or asynchronous mode, except that the receiver drives the RTS pin as described below and the level on the CTS pin modifies the behavior of the transmitter as described below. Using this mode requires using the PDC channel for reception. The transmitter can handle hardware handshaking in any case.

Figure 36-28 shows how the receiver operates if hardware handshaking is enabled. The RTS pin is driven high if the receiver is disabled and if the status RXBUFF (Receive Buffer Full) coming from the PDC channel is high. Normally, the remote device does not start transmitting while its CTS pin (driven by RTS) is high. As soon as the receiver is enabled, the RTS falls, indicating to the remote device that it can start transmitting. Defining a new buffer to the PDC clears the status bit RXBUFF and, as a result, asserts the pin RTS low.



Figure 36-28. Receiver Behavior when Operating with Hardware Handshaking





Figure 36-29 shows how the transmitter operates if hardware handshaking is enabled. The CTS pin disables the transmitter. If a character is being processing, the transmitter is disabled only after the completion of the current character and transmission of the next character happens as soon as the pin CTS falls.

Figure 36-29. Transmitter Behavior when Operating with Hardware Handshaking



36.7.4 ISO7816 Mode

The USART features an ISO7816-compatible operating mode. This mode permits interfacing with smart cards and Security Access Modules (SAM) communicating through an ISO7816 link. Both T = 0 and T = 1 protocols defined by the ISO7816 specification are supported.


Setting the USART in ISO7816 mode is performed by writing the USART_MODE field in US_MR to the value 0x4 for protocol T = 0 and to the value 0x5 for protocol T = 1.

36.7.4.1 ISO7816 Mode Overview

The ISO7816 is a half duplex communication on only one bidirectional line. The baud rate is determined by a division of the clock provided to the remote device (see "Baud Rate Generator" on page 761).

The USART connects to a smart card as shown in Figure 36-30. The TXD line becomes bidirectional and the baud rate generator feeds the ISO7816 clock on the SCK pin. As the TXD pin becomes bidirectional, its output remains driven by the output of the transmitter but only when the transmitter is active while its input is directed to the input of the receiver. The USART is considered as the master of the communication as it generates the clock.

Figure 36-30. Connection of a Smart Card to the USART



When operating in ISO7816, either in T = 0 or T = 1 modes, the character format is fixed. The configuration is 8 data bits, even parity and 1 or 2 stop bits, regardless of the values programmed in the CHRL, MODE9, PAR and CHMODE fields. MSBF can be used to transmit LSB or MSB first. Parity Bit (PAR) can be used to transmit in normal or inverse mode. Refer to "USART Mode Register" on page 798 and "PAR: Parity Type" on page 799.

The USART cannot operate concurrently in both receiver and transmitter modes as the communication is unidirectional at a time. It has to be configured according to the required mode by enabling or disabling either the



receiver or the transmitter as desired. Enabling both the receiver and the transmitter at the same time in ISO7816 mode may lead to unpredictable results.

The ISO7816 specification defines an inverse transmission format. Data bits of the character must be transmitted on the I/O line at their negative value.

36.7.4.2 Protocol T = 0

In T = 0 protocol, a character is made up of one start bit, eight data bits, one parity bit and one guard time, which lasts two bit times. The transmitter shifts out the bits and does not drive the I/O line during the guard time.

If no parity error is detected, the I/O line remains to 1 during the guard time and the transmitter can continue with the transmission of the next character, as shown in Figure 36-31.

If a parity error is detected by the receiver, it drives the I/O line to 0 during the guard time, as shown in Figure 36-32. This error bit is also named NACK, for Non Acknowledge. In this case, the character lasts 1 bit time more, as the guard time length is the same and is added to the error bit time which lasts 1 bit time.

When the USART is the receiver and it detects an error, it does not load the erroneous character in the Receive Holding register (US_RHR). It appropriately sets the PARE bit in the Status register (US_SR) so that the software can handle the error.

Figure 36-31. T = 0 Protocol without Parity Error





Figure 36-32. T = 0 Protocol with Parity Error



Receive Error Counter

The USART receiver also records the total number of errors. This can be read in the Number of Error (US_NER) register. The NB_ERRORS field can record up to 255 errors. Reading US_NER automatically clears the NB_ERRORS field.

Receive NACK Inhibit

The USART can also be configured to inhibit an error. This can be achieved by setting the INACK bit in US_MR. If INACK is to 1, no error signal is driven on the I/O line even if a parity bit is detected.

Moreover, if INACK is set, the erroneous received character is stored in the Receive Holding register, as if no error occurred and the RXRDY bit does rise.

Transmit Character Repetition

When the USART is transmitting a character and gets a NACK, it can automatically repeat the character before moving on to the next one. Repetition is enabled by writing the MAX_ITERATION field in the US_MR at a value higher than 0. Each character can be transmitted up to eight times; the first transmission plus seven repetitions.



If MAX_ITERATION does not equal zero, the USART repeats the character as many times as the value loaded in MAX_ITERATION.

When the USART repetition number reaches MAX_ITERATION, the ITERATION bit is set in US_CSR. If the repetition of the character is acknowledged by the receiver, the repetitions are stopped and the iteration counter is cleared.

The ITERATION bit in US_CSR can be cleared by writing US_CR with the RSTIT bit to 1.

Disable Successive Receive NACK

The receiver can limit the number of successive NACKs sent back to the remote transmitter. This is programmed by setting the bit DSNACK in the US_MR. The maximum number of NACKs transmitted is programmed in the MAX_ITERATION field. As soon as MAX_ITERATION is reached, the character is considered as correct, an acknowledge is sent on the line and the ITERATION bit in the US_CSR is set.

36.7.4.3 Protocol T = 1


When operating in ISO7816 protocol T = 1, the transmission is similar to an asynchronous format with only one stop bit. The parity is generated when transmitting and checked when receiving. Parity error detection sets the PARE bit in the US CSR.

36.7.5 IrDA Mode

The USART features an IrDA mode supplying half-duplex point-to-point wireless communication. It embeds the modulator and demodulator which allows a glueless connection to the infrared transceivers, as shown in Figure 36-33. The modulator and demodulator are compliant with the IrDA specification version 1.1 and support data transfer speeds ranging from 2.4 Kb/s to 115.2 Kb/s.

The USART IrDA mode is enabled by setting the USART_MODE field in US_MR to the value 0x8. The IrDA Filter register (US_IF) allows configuring the demodulator filter. The USART transmitter and receiver operate in a normal asynchronous mode and all parameters are accessible. Note that the modulator and the demodulator are activated.

Figure 36-33. Connection to IrDA Transceivers



The receiver and the transmitter must be enabled or disabled according to the direction of the transmission to be managed.

To receive IrDA signals, the following needs to be done:

- Disable TX and Enable RX
- Configure the TXD pin as PIO and set it as an output to 0 (to avoid LED emission). Disable the internal pull-up (better for power consumption).
- Receive data



36.7.5.1 IrDA Modulation


For baud rates up to and including 115.2 Kb/s, the RZI modulation scheme is used. "0" is represented by a light pulse of 3/16th of a bit time. Some examples of signal pulse duration are shown in Table 36-12.

Table 36-12. IrDA Pulse Duration

Baud Rate	Pulse Duration (3/16)
2.4 Kb/s	78.13 µs
9.6 Kb/s	19.53 µs
19.2 Kb/s	9.77 µs
38.4 Kb/s	4.88 µs
57.6 Kb/s	3.26 µs
115.2 Kb/s	1.63 µs

Figure 36-34 shows an example of character transmission.

Figure 36-34. IrDA Modulation



36.7.5.2 IrDA Baud Rate

Table 36-13 gives some examples of CD values, baud rate error and pulse duration. Note that the requirement on the maximum acceptable error of $\pm 1.87\%$ must be met.

Table 36-13. IrDA Baud Rate Error

Peripheral Clock	Baud Rate (Bit/s)	CD	Baud Rate Error	Pulse Time (µs)
3,686,400	115,200	2	0.00%	1.63
20,000,000	115,200	11	1.38%	1.63
32,768,000	115,200	18	1.25%	1.63
40,000,000	115,200	22	1.38%	1.63
3,686,400	57,600	4	0.00%	3.26
20,000,000	57,600	22	1.38%	3.26
32,768,000	57,600	36	1.25%	3.26
40,000,000	57,600	43	0.93%	3.26
3,686,400	38,400	6	0.00%	4.88
20,000,000	38,400	33	1.38%	4.88
32,768,000	38,400	53	0.63%	4.88
40,000,000	38,400	65	0.16%	4.88
3,686,400	19,200	12	0.00%	9.77



Table 36-13. IrDA Baud Rate Error (Continued)


Peripheral Clock	Baud Rate (Bit/s)	CD	Baud Rate Error	Pulse Time (µs)
20,000,000	19,200	65	0.16%	9.77
32,768,000	19,200	107	0.31%	9.77
40,000,000	19,200	130	0.16%	9.77
3,686,400	9,600	24	0.00%	19.53
20,000,000	9,600	130	0.16%	19.53
32,768,000	9,600	213	0.16%	19.53
40,000,000	9,600	260	0.16%	19.53
3,686,400	2,400	96	0.00%	78.13
20,000,000	2,400	521	0.03%	78.13
32,768,000	2,400	853	0.04%	78.13

36.7.5.3 IrDA Demodulator

The demodulator is based on the IrDA Receive filter comprised of an 8-bit down counter which is loaded with the value programmed in US_IF. When a falling edge is detected on the RXD pin, the Filter Counter starts counting down at the master clock (MCK) speed. If a rising edge is detected on the RXD pin, the counter stops and is reloaded with US_IF. If no rising edge is detected when the counter reaches 0, the input of the receiver is driven low during one bit time.

Figure 36-35 illustrates the operations of the IrDA demodulator.

Figure 36-35. IrDA Demodulator Operations



The programmed value in the US_IF register must always meet the following criteria:

$$t_{MCK}$$
 * (IRDA_FILTER + 3) < 1.41 μ s


As the IrDA mode uses the same logic as the ISO7816, note that the FI_DI_RATIO field in US_FIDI must be set to a value higher than 0 in order to assure IrDA communications operate correctly.

36.7.6 RS485 Mode

The USART features the RS485 mode to enable line driver control. While operating in RS485 mode, the USART behaves as though in asynchronous or synchronous mode and configuration of all the parameters is possible. The difference is that the RTS pin is driven high when the transmitter is operating. The behavior of the RTS pin is controlled by the TXEMPTY bit. A typical connection of the USART to an RS485 bus is shown in Figure 36-36.




Figure 36-36. Typical Connection to a RS485 Bus



The USART is set in RS485 mode by writing the value 0x1 to the USART_MODE field in US_MR.

The RTS pin is at a level inverse to the TXEMPTY bit. Significantly, the RTS pin remains high when a timeguard is programmed so that the line can remain driven after the last character completion. Figure 36-37 gives an example of the RTS waveform during a character transmission when the timeguard is enabled.

Figure 36-37. Example of RTS Drive with Timeguard



36.7.7 Modem Mode

The USART features modem mode, which enables control of the signals: DTR (Data Terminal Ready), DSR (Data Set Ready), RTS (Request to Send), CTS (Clear to Send), DCD (Data Carrier Detect) and RI (Ring Indicator). While operating in modem mode, the USART behaves as a DTE (Data Terminal Equipment) as it drives DTR and RTS and can detect level change on DSR, DCD, CTS and RI.

Setting the USART in modem mode is performed by writing the USART_MODE field in US_MR to the value 0x3. While operating in modem mode, the USART behaves as though in asynchronous mode and all the parameter configurations are available.

Table 36-14 gives the correspondence of the USART signals with modem connection standards.

Table 36-14. Circuit References

USART Pin	V24	CCITT	Direction	
TXD	2	103	From terminal to modem	
RTS	4	105	From terminal to modem	
DTR	20	108.2	From terminal to modem	
RXD	3	104	From modem to terminal	
CTS	5	106	From terminal to modem	
DSR	6	107	From terminal to modem	
DCD	8	109	From terminal to modem	
RI	22	125	From terminal to modem	

The control of the DTR output pin is performed by writing a one to the DTRDIS and DTREN bits respectively in US_CR. The disable command forces the corresponding pin to its inactive level, i.e., high. The enable command forces the corresponding pin to its active level, i.e., low. The RTS output pin is automatically controlled in this mode.

The level changes are detected on the RI, DSR, DCD and CTS pins. If an input change is detected, the RIIC, DSRIC, DCDIC and CTSIC bits in US_CSR are set respectively and can trigger an interrupt. The status is automatically cleared when US_CSR is read. Furthermore, the CTS automatically disables the transmitter when it is detected at its inactive state. If a character is being transmitted when the CTS rises, the character transmission is completed before the transmitter is actually disabled.



36.7.8 SPI Mode

The Serial Peripheral Interface (SPI) mode is a synchronous serial data link that provides communication with external devices in master or slave mode. It also enables communication between processors if an external processor is connected to the system.

The Serial Peripheral Interface is essentially a shift register that serially transmits data bits to other SPIs. During a data transfer, one SPI system acts as the "master" which controls the data flow, while the other devices act as "slaves" which have data shifted into and out by the master. Different CPUs can take turns being masters and one master may simultaneously shift data into multiple slaves. (Multiple master protocol is the opposite of single master protocol, where one CPU is always the master while all of the others are always slaves.) However, only one slave may drive its output to write data back to the master at any given time.

A slave device is selected when its NSS signal is asserted by the master. The USART in SPI master mode can address only one SPI slave because it can generate only one NSS signal.

The SPI system consists of two data lines and two control lines:

- master Out Slave In (MOSI): This data line supplies the output data from the master shifted into the input of the slave.
- master In Slave Out (MISO): This data line supplies the output data from a slave to the input of the master.
- Serial Clock (SCK): This control line is driven by the master and regulates the flow of the data bits. The
 master may transmit data at a variety of baud rates. The SCK line cycles once for each bit that is
 transmitted.
- Slave Select (NSS): This control line allows the master to select or deselect the slave.

36.7.8.1 Modes of Operation

The USART can operate in SPI master mode or in SPI slave mode.

Operation in SPI master mode is programmed by writing 0xE to the USART_MODE field in US_MR. In this case the SPI lines must be connected as described below:

- The MOSI line is driven by the output pin TXD
- The MISO line drives the input pin RXD
- The SCK line is driven by the output pin SCK
- The NSS line is driven by the output pin RTS

Operation in SPI slave mode is programmed by writing to 0xF the USART_MODE field in US_MR. In this case the SPI lines must be connected as described below:

- The MOSI line drives the input pin RXD
- The MISO line is driven by the output pin TXD
- The SCK line drives the input pin SCK
- The NSS line drives the input pin CTS

In order to avoid unpredicted behavior, any change of the SPI mode must be followed by a software reset of the transmitter and of the receiver (except the initial configuration after a hardware reset). (See Section 36.7.8.4).

36.7.8.2 Baud Rate

In SPI mode, the baud rate generator operates in the same way as in USART synchronous mode: See "Baud Rate in Synchronous Mode or SPI Mode" on page 763. However, there are some restrictions:

In SPI master mode:

- The external clock SCK must not be selected (USCLKS \neq 0x3), and the bit CLKO must be set to '1' in the US_MR, in order to generate correctly the serial clock on the SCK pin.
- To obtain correct behavior of the receiver and the transmitter, the value programmed in CD must be superior or equal to 6.



• If the internal clock divided (MCK/DIV) is selected, the value programmed in CD must be even to ensure a 50:50 mark/space ratio on the SCK pin, this value can be odd if the internal clock is selected (MCK).

In SPI slave mode:

- The external clock (SCK) selection is forced regardless of the value of the USCLKS field in the US_MR.
 Likewise, the value written in US_BRGR has no effect, because the clock is provided directly by the signal on the USART SCK pin.
- To obtain correct behavior of the receiver and the transmitter, the external clock (SCK) frequency must be at least 6 times lower than the system clock.

36.7.8.3 Data Transfer

Up to nine data bits are successively shifted out on the TXD pin at each rising or falling edge (depending of CPOL and CPHA) of the programmed serial clock. There is no Start bit, no Parity bit and no Stop bit.

The number of data bits is selected by the CHRL field and the MODE 9 bit in the US_MR. The nine bits are selected by setting the MODE 9 bit regardless of the CHRL field. The MSB data bit is always sent first in SPI mode (master or slave).

Four combinations of polarity and phase are available for data transfers. The clock polarity is programmed with the CPOL bit in the US_MR. The clock phase is programmed with the CPHA bit. These two parameters determine the edges of the clock signal upon which data is driven and sampled. Each of the two parameters has two possible states, resulting in four possible combinations that are incompatible with one another. Thus, a master/slave pair must use the same parameter pair values to communicate. If multiple slaves are used and fixed in different configurations, the master must reconfigure itself each time it needs to communicate with a different slave.

Table 36-15. SPI Bus Protocol Mode

SPI Bus Protocol Mode	CPOL	СРНА
0	0	1
1	0	0
2	1	1
3	1	0



Figure 36-38. SPI Transfer Format (CPHA = 1, 8 bits per transfer)





Figure 36-39. SPI Transfer Format (CPHA = 0, 8 bits per transfer)



36.7.8.4 Receiver and Transmitter Control

See "Receiver and Transmitter Control" on page 765.

36.7.8.5 Character Transmission

The characters are sent by writing in the Transmit Holding register (US_THR). An additional condition for transmitting a character can be added when the USART is configured in SPI master mode. In the USART_MR, the value configured on INACK field can prevent any character transmission (even if US_THR has been written) while

the receiver side is not ready (character not read). When WRDBT equals 0, the character is transmitted whatever the receiver status. If WRDBT is set to 1, the transmitter waits for the Receive Holding register (US_RHR) to be read before transmitting the character (RXRDY flag cleared), thus preventing any overflow (character loss) on the receiver side.

The transmitter reports two status bits in US_CSR: TXRDY (Transmitter Ready), which indicates that US_THR is empty and TXEMPTY, which indicates that all the characters written in US_THR have been processed. When the current character processing is completed, the last character written in US_THR is transferred into the Shift register of the transmitter and US_THR becomes empty, thus TXRDY rises.

Both TXRDY and TXEMPTY bits are low when the transmitter is disabled. Writing a character in US_THR while TXRDY is low has no effect and the written character is lost.

If the USART is in SPI slave mode and if a character must be sent while the US_THR is empty, the UNRE (Underrun Error) bit is set. The TXD transmission line stays at high level during all this time. The UNRE bit is cleared by writing a one to the RSTSTA (Reset Status) bit in US_CR.

In SPI master mode, the slave select line (NSS) is asserted at low level 1 Tbit (Time bit) before the transmission of the MSB bit and released at high level 1 Tbit after the transmission of the LSB bit. So, the slave select line (NSS) is always released between each character transmission and a minimum delay of 3 Tbits always inserted. However, in order to address slave devices supporting the CSAAT mode (Chip Select Active After Transfer), the slave select line (NSS) can be forced at low level by writing a one to the RTSEN bit in the US_CR. The slave select line (NSS) can be released at high level only by writing a one to the RTSDIS bit in the US_CR (for example, when all data have been transferred to the slave device).

In SPI slave mode, the transmitter does not require a falling edge of the slave select line (NSS) to initiate a character transmission but only a low level. However, this low level must be present on the slave select line (NSS) at least 1 Tbit before the first serial clock cycle corresponding to the MSB bit.

36.7.8.6 Character Reception

When a character reception is completed, it is transferred to the Receive Holding register (US_RHR) and the RXRDY bit in the Status register (US_CSR) rises. If a character is completed while RXRDY is set, the OVRE (Overrun Error) bit is set. The last character is transferred into US_RHR and overwrites the previous one. The OVRE bit is cleared by writing a one to the RSTSTA (Reset Status) bit the US_CR.

To ensure correct behavior of the receiver in SPI slave mode, the master device sending the frame must ensure a minimum delay of 1 Tbit between each character transmission. The receiver does not require a falling edge of the slave select line (NSS) to initiate a character reception but only a low level. However, this low level must be present on the slave select line (NSS) at least 1 Tbit before the first serial clock cycle corresponding to the MSB bit.

36.7.8.7 Receiver Timeout

Because the receiver baud rate clock is active only during data transfers in SPI mode, a receiver timeout is impossible in this mode, whatever the time-out value is (field TO) in the US RTOR.

36.7.9 Test Modes


The USART can be programmed to operate in three different test modes. The internal loopback capability allows on-board diagnostics. In loopback mode, the USART interface pins are disconnected or not and reconfigured for loopback internally or externally.

36.7.9.1 Normal Mode

Normal mode connects the RXD pin on the receiver input and the transmitter output on the TXD pin.




Figure 36-40. Normal Mode Configuration



36.7.9.2 Automatic Echo Mode

Automatic echo mode allows bit-by-bit retransmission. When a bit is received on the RXD pin, it is sent to the TXD pin, as shown in Figure 36-41. Programming the transmitter has no effect on the TXD pin. The RXD pin is still connected to the receiver input, thus the receiver remains active.


Figure 36-41. Automatic Echo Mode Configuration



36.7.9.3 Local Loopback Mode

Local loopback mode connects the output of the transmitter directly to the input of the receiver, as shown in Figure 36-42. The TXD and RXD pins are not used. The RXD pin has no effect on the receiver and the TXD pin is continuously driven high, as in idle state.


Figure 36-42. Local Loopback Mode Configuration



36.7.9.4 Remote Loopback Mode

Remote loopback mode directly connects the RXD pin to the TXD pin, as shown in Figure 36-43. The transmitter and the receiver are disabled and have no effect. This mode allows bit-by-bit retransmission.

Figure 36-43. Remote Loopback Mode Configuration



36.7.10 Register Write Protection

To prevent any single software error from corrupting USART behavior, certain registers in the address space can be write-protected by setting the WPEN bit in the "USART Write Protection Mode Register" (US_WPMR).

If a write access to a write-protected register is detected, the WPVS flag in the "USART Write Protection Status Register" (US_WPSR) is set and the field WPVSRC indicates the register in which the write access has been attempted.

The WPVS bit is automatically cleared after reading the US_WPSR.

The following registers can be write-protected:

- "USART Mode Register"
- "USART Baud Rate Generator Register"
- "USART Receiver Time-out Register"
- "USART Transmitter Timeguard Register"
- "USART FI DI RATIO Register"
- "USART IrDA FILTER Register"
- "USART Manchester Configuration Register"



36.8 Universal Synchronous Asynchronous Receiver Transmitter (USART) User Interface

Table 36-16. Register Mapping

Offset	Register	Name	Access	Reset
0x0000	Control Register	US_CR	Write-only	_
0x0004	Mode Register	US_MR	Read/Write	_
0x0008	Interrupt Enable Register	US_IER	Write-only	_
0x000C	Interrupt Disable Register	US_IDR	Write-only	_
0x0010	Interrupt Mask Register	US_IMR	Read-only	0x0
0x0014	Channel Status Register	US_CSR	Read-only	_
0x0018	Receive Holding Register	US_RHR	Read-only	0x0
0x001C	Transmit Holding Register	US_THR	Write-only	_
0x0020	Baud Rate Generator Register	US_BRGR	Read/Write	0x0
0x0024	Receiver Time-out Register	US_RTOR	Read/Write	0x0
0x0028	Transmitter Timeguard Register	US_TTGR	Read/Write	0x0
0x2C-0x3C	Reserved	_	_	_
0x0040	FI DI Ratio Register	US_FIDI	Read/Write	0x174
0x0044	Number of Errors Register	US_NER	Read-only	_
0x0048	Reserved	_	_	_
0x004C	IrDA Filter Register	US_IF	Read/Write	0x0
0x0050	Manchester Configuration Register	US_MAN	Read/Write	0xB0011004
0x0054-0x005C	Reserved	_	_	_
0x0060-0x00E0	Reserved	_	_	_
0x00E4	Write Protection Mode Register	US_WPMR	Read/Write	0x0
0x00E8	Write Protection Status Register	US_WPSR	Read-only	0x0
0x00EC-0x00FC	Reserved	_	_	_
0x100-0x128	Reserved for PDC Registers	_	_	_

36.8.1 USART Control Register

Name: US_CR

Address: 0x40024000 (0), 0x40028000 (1)

Access: Write-only

31	30	29	28	27	26	25	24
_	-	_	_	-	_	_	_
23	22	21	20	19	18	17	16
_	_	_	_	RTSDIS	RTSEN	DTRDIS	DTREN
	-	-	-	-	-	-	
15	14	13	12	11	10	9	8
RETTO	RSTNACK	RSTIT	SENDA	STTTO	STPBRK	STTBRK	RSTSTA
7	6	5	4	3	2	1	0
TXDIS	TXEN	RXDIS	RXEN	RSTTX	RSTRX	_	_

For SPI control, see "USART Control Register (SPI_MODE)" on page 796.

• RSTRX: Reset Receiver

0: No effect.

1: Resets the receiver.

RSTTX: Reset Transmitter

0: No effect.

1: Resets the transmitter.

• RXEN: Receiver Enable

0: No effect.

1: Enables the receiver, if RXDIS is 0.

• RXDIS: Receiver Disable

0: No effect.

1: Disables the receiver.

• TXEN: Transmitter Enable

0: No effect.

1: Enables the transmitter if TXDIS is 0.

• TXDIS: Transmitter Disable

0: No effect.

1: Disables the transmitter.

• RSTSTA: Reset Status Bits

0: No effect.

1: Resets the status bits PARE, FRAME, OVRE, MANERR and RXBRK in US_CSR.



• STTBRK: Start Break

0: No effect.

1: Starts transmission of a break after the characters present in US_THR and the Transmit Shift Register have been transmitted. No effect if a break is already being transmitted.

STPBRK: Stop Break

0: No effect.

1: Stops transmission of the break after a minimum of one character length and transmits a high level during 12-bit periods. No effect if no break is being transmitted.

• STTTO: Start Time-out

0: No effect.

1: Starts waiting for a character before clocking the time-out counter. Resets the status bit TIMEOUT in US_CSR.

SENDA: Send Address

0: No effect.

1: In multidrop mode only, the next character written to the US THR is sent with the address bit set.

RSTIT: Reset Iterations

0: No effect.

1: Resets ITERATION in US_CSR. No effect if the ISO7816 is not enabled.

RSTNACK: Reset Non Acknowledge

0: No effect

1: Resets NACK in US_CSR.

• RETTO: Rearm Time-out

0: No effect

1: Restart Time-out

• DTREN: Data Terminal Ready Enable

0: No effect.

1: Drives the pin DTR to 0.

DTRDIS: Data Terminal Ready Disable

0: No effect.

1: Drives the pin DTR to 1.

- RTSEN: Request to Send Enable
- 0: No effect.
- 1: Drives the pin RTS to 0.
- RTSDIS: Request to Send Disable
- 0: No effect.
- 1: Drives the pin RTS to 1.



36.8.2 USART Control Register (SPI_MODE)

Name: US_CR (SPI_MODE)

Address: 0x40024000 (0), 0x40028000 (1)

Access: Write-only

31	30	29	28	27	26	25	24
_	_	_	_	_	_	-	_
23	22	21	20	19	18	17	16
_	_	_	_	RCS	FCS	-	_
15	14	13	12	11	10	9	8
_	_	_	_	_	_	_	RSTSTA
7	6	5	4	3	2	1	0
TXDIS	TXEN	RXDIS	RXEN	RSTTX	RSTRX	_	_

This configuration is relevant only if USART_MODE=0xE or 0xF in "USART Mode Register" on page 798.

• RSTRX: Reset Receiver

0: No effect.

1: Resets the receiver.

RSTTX: Reset Transmitter

0: No effect.

1: Resets the transmitter.

• RXEN: Receiver Enable

0: No effect.

1: Enables the receiver, if RXDIS is 0.

• RXDIS: Receiver Disable

0: No effect.

1: Disables the receiver.

• TXEN: Transmitter Enable

0: No effect.

1: Enables the transmitter if TXDIS is 0.

• TXDIS: Transmitter Disable

0: No effect.

1: Disables the transmitter.

• RSTSTA: Reset Status Bits

0: No effect.

1: Resets the status bits OVRE, UNRE in US_CSR.

• FCS: Force SPI Chip Select

Applicable if USART operates in SPI master mode (USART_MODE = 0xE):

0: No effect.

1: Forces the Slave Select Line NSS (RTS pin) to 0, even if USART is not transmitting, in order to address SPI slave devices supporting the CSAAT mode (Chip Select Active After Transfer).

• RCS: Release SPI Chip Select

Applicable if USART operates in SPI master mode (USART_MODE = 0xE):

0: No effect.

1: Releases the Slave Select Line NSS (RTS pin).



36.8.3 USART Mode Register

Name: US_MR

Address: 0x40024004 (0), 0x40028004 (1)

Access: Read/Write

31	30	29	28	27	26	25	24
ONEBIT	MODSYNC	MAN	FILTER	_	ſ	MAX_ITERATION	I
22	22	0.4	00	40	40	4-	40
23	22	21	20	19	18	17	16
INVDATA	VAR_SYNC	DSNACK	INACK	OVER	CLKO	MODE9	MSBF
	-	-	•	-	•	•	•
15	14	13	12	11	10	9	8
CHN	MODE	NBS	TOP		PAR		SYNC
_		_					_
7	6	5	4	3	2	1	U
CHRL		USC	ELKS		USART	_MODE	

This register can only be written if the WPEN bit is cleared in "USART Write Protection Mode Register" on page 827. For SPI configuration, see "USART Mode Register (SPI_MODE)" on page 802.

• USART_MODE: USART Mode of Operation

Value	Name	Description
0x0	NORMAL	Normal mode
0x1	RS485	RS485
0x2	HW_HANDSHAKING	Hardware Handshaking
0x3	MODEM	Modem
0x4	IS07816_T_0	IS07816 Protocol: T = 0
0x6	IS07816_T_1	IS07816 Protocol: T = 1
0x8	IRDA	IrDA
0xE	SPI_MASTER	SPI master
0xF	SPI_SLAVE	SPI Slave

The PDC transfers are supported in all USART modes of operation.

• USCLKS: Clock Selection

Value	Name	Description
0	MCK	master Clock MCK is selected
1	DIV	Internal Clock Divided MCK/DIV (DIV=8) is selected
3	SCK	Serial Clock SLK is selected



• CHRL: Character Length

Value	Name	Description	
0	5_BIT	T Character length is 5 bits	
1	6_BIT	Character length is 6 bits	
2	7_BIT	Character length is 7 bits	
3	8_BIT	Character length is 8 bits	

• SYNC: Synchronous Mode Select

0: USART operates in asynchronous mode.

1: USART operates in synchronous mode.

• PAR: Parity Type

Value	Name	Description
0	EVEN Even	parity
1	ODD	Odd parity
2	SPACE	Parity forced to 0 (Space)
3	MARK	Parity forced to 1 (Mark)
4	NO	No arity p
5	NO	No arity p
6	MULTIDROP	Multidrop mode

• NBSTOP: Number of Stop Bits

Value	Name	Description	
0	1_BIT	1 stop bit	
1	1_5_BIT	1.5 stop bit (SYNC = 0) or reserved (SYNC = 1)	
2	2_BIT	2 stop bits	

• CHMODE: Channel Mode

Value	Name	Description
0	NORMAL	Normal mode
1	AUTOMATIC	Automatic Echo. Receiver input is connected to the TXD pin.
2	LOCAL_LOOPBACK	Local Loopback. Transmitter output is connected to the Receiver Input.
3	REMOTE_LOOPBACK	Remote Loopback. RXD pin is internally connected to the TXD pin.

• MSBF: Bit Order

0: Least significant bit is sent/received first.

1: Most significant bit is sent/received first.



• MODE9: 9-bit Character Length

0: CHRL defines character length.

1: 9-bit character length.

CLKO: Clock Output Select

0: The USART does not drive the SCK pin.

1: The USART drives the SCK pin if USCLKS does not select the external clock SCK.

• OVER: Oversampling Mode

0: 16x Oversampling.

1: 8x Oversampling.

INACK: Inhibit Non Acknowledge

0: The NACK is generated.

1: The NACK is not generated.

DSNACK: Disable Successive NACK

0: NACK is sent on the ISO line as soon as a parity error occurs in the received character (unless INACK is set).

1: Successive parity errors are counted up to the value specified in the MAX_ITERATION field. These parity errors generate a NACK on the ISO line. As soon as this value is reached, no additional NACK is sent on the ISO line. The flag ITERATION is asserted.

INVDATA: Inverted Data

0: The data field transmitted on TXD line is the same as the one written in US_THR register or the content read in US_RHR is the same as RXD line. Normal mode of operation.

1: The data field transmitted on TXD line is inverted (voltage polarity only) compared to the value written on US_THR register or the content read in US_RHR is inverted compared to what is received on RXD line (or ISO7816 IO line). Inverted mode of operation, useful for contactless card application. To be used with configuration bit MSBF.

VAR_SYNC: Variable Synchronization of Command/Data Sync Start Frame Delimiter

0: User defined configuration of command or data sync field depending on MODSYNC value.

1: The sync field is updated when a character is written into US_THR register.

• MAX ITERATION: Maximum Number of Automatic Iteration

0-7: Defines the maximum number of iterations in mode ISO7816, protocol T = 0.

FILTER: Infrared Receive Line Filter

0: The USART does not filter the receive line.

1: The USART filters the receive line using a three-sample filter (1/16-bit clock) (2 over 3 majority).

• MAN: Manchester Encoder/Decoder Enable

0: Manchester encoder/decoder are disabled.

1: Manchester encoder/decoder are enabled.

MODSYNC: Manchester Synchronization Mode

0:The Manchester start bit is a 0 to 1 transition



- 1: The Manchester start bit is a 1 to 0 transition.
- ONEBIT: Start Frame Delimiter Selector
- 0: Start frame delimiter is COMMAND or DATA SYNC.
- 1: Start frame delimiter is one bit.



36.8.4 USART Mode Register (SPI_MODE)

Name: US_MR (SPI_MODE)

Address: 0x40024004 (0), 0x40028004 (1)

Access: Read/Write

31	30	29	28	27	26	25	24
_	_	Ī	_	_	-	_	_
23	22	21	20	19	18	17	16
_	_	Ī	WRDBT	_	-	_	CPOL
15	14	13	12	11	10	9	8
_	_	_	_	_	-	-	CPHA
7	6	5	4	3	2	1	0
Ch	CHRL USCLKS		CLKS		USART	_MODE	

This configuration is relevant only if USART MODE = 0xE or 0xF in "USART Mode Register" on page 798.

This register can only be written if the WPEN bit is cleared in "USART Write Protection Mode Register" on page 827.

• USART_MODE: USART Mode of Operation

Value	Name	Description
0xE	SPI_MASTER	SPI master
0xF	SPI_SLAVE	SPI Slave

USCLKS: Clock Selection

Value	Name	Description	
0	MCK	master Clock MCK is selected	
1	DIV	Internal Clock Divided MCK/DIV (DIV=8) is selected	
3	SCK	Serial Clock SLK is selected	

· CHRL: Character Length

Value Name		Description
3	8_BIT	Character length is 8 bits

· CPHA: SPI Clock Phase

– Applicable if USART operates in SPI mode (USART_MODE = 0xE or 0xF):

0: Data is changed on the leading edge of SPCK and captured on the following edge of SPCK.

1: Data is captured on the leading edge of SPCK and changed on the following edge of SPCK.

CPHA determines which edge of SPCK causes data to change and which edge causes data to be captured. CPHA is used with CPOL to produce the required clock/data relationship between master and slave devices.



• CHMODE: Channel Mode

Value	Name	Description
0	NORMAL	Normal mode
1	AUTOMATIC	Automatic echo mode. Receiver input is connected to the TXD pin.
2	LOCAL_LOOPBACK	Local loopback mode. Transmitter output is connected to the Receiver Input.
3	REMOTE_LOOPBACK	Remote loopback mode. RXD pin is internally connected to the TXD pin.

• CPOL: SPI Clock Polarity

Applicable if USART operates in SPI mode (slave or master, USART_MODE = 0xE or 0xF):

- 0: The inactive state value of SPCK is logic level zero.
- 1: The inactive state value of SPCK is logic level one.

CPOL is used to determine the inactive state value of the serial clock (SPCK). It is used with CPHA to produce the required clock/data relationship between master and slave devices.

• WRDBT: Wait Read Data Before Transfer

- 0: The character transmission starts as soon as a character is written into US_THR register (assuming TXRDY was set).
- 1: The character transmission starts when a character is written and only if RXRDY flag is cleared (Receive Holding Register has been read).



36.8.5 USART Interrupt Enable Register

Name: US_IER

Address: 0x40024008 (0), 0x40028008 (1)

Access: Write-only

31	30	29	28	27	26	25	24
_	_	_	-	-	_	-	MANE
23	22	21	20	19	18	17	16
_	_	_	_	CTSIC	DCDIC	DSRIC	RIIC
							_
15	14	13	12	11	10	9	8
_	_	NACK	RXBUFF	TXBUFE	ITER	TXEMPTY	TIMEOUT
7	6	5	4	3	2	1	0
PARE	FRAME	OVRE	ENDTX	ENDRX	RXBRK	TXRDY	RXRDY

For SPI specific configuration, see "USART Interrupt Enable Register (SPI MODE)" on page 806.

The following configuration values are valid for all listed bit names of this register:

0: No effect

1: Enables the corresponding interrupt.

• RXRDY: RXRDY Interrupt Enable

• TXRDY: TXRDY Interrupt Enable

RXBRK: Receiver Break Interrupt Enable

• ENDRX: End of Receive Transfer Interrupt Enable (available in all USART modes of operation)

• ENDTX: End of Transmit Interrupt Enable (available in all USART modes of operation)

• OVRE: Overrun Error Interrupt Enable

• FRAME: Framing Error Interrupt Enable

PARE: Parity Error Interrupt Enable

TIMEOUT: Time-out Interrupt Enable

• TXEMPTY: TXEMPTY Interrupt Enable

• ITER: Max number of Repetitions Reached Interrupt Enable

• TXBUFE: Buffer Empty Interrupt Enable (available in all USART modes of operation)

RXBUFF: Buffer Full Interrupt Enable (available in all USART modes of operation)

• NACK: Non AcknowledgeInterrupt Enable

• RIIC: Ring Indicator Input Change Enable

- DSRIC: Data Set Ready Input Change Enable
- DCDIC: Data Carrier Detect Input Change Interrupt Enable
- CTSIC: Clear to Send Input Change Interrupt Enable
- MANE: Manchester Error Interrupt Enable



36.8.6 USART Interrupt Enable Register (SPI_MODE)

Name: US_IER (SPI_MODE)

Address: 0x40024008 (0), 0x40028008 (1)

Access: Write-only

31	30	29	28	27	26	25	24
_	_	-	-	_	-	-	-
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
_	_	_	RXBUFF	TXBUFE	UNRE	TXEMPTY	_
7	6	5	4	3	2	1	0
_	-	OVRE	ENDTX	ENDRX	-	TXRDY	RXRDY

This configuration is relevant only if USART_MODE = 0xE or 0xF in "USART Mode Register" on page 798.

The following configuration values are valid for all listed bit names of this register:

0: No effect

1: Enables the corresponding interrupt.

• RXRDY: RXRDY Interrupt Enable

• TXRDY: TXRDY Interrupt Enable

• OVRE: Overrun Error Interrupt Enable

• TXEMPTY: TXEMPTY Interrupt Enable

• UNRE: SPI Underrun Error Interrupt Enable

36.8.7 USART Interrupt Disable Register

Name: US_IDR

Address: 0x4002400C (0), 0x4002800C (1)

Access: Write-only

31	30	29	28	27	26	25	24
_	-	-	_	_	_	_	MANE
23	22	21	20	19	18	17	16
_	_	-	_	CTSIC	DCDIC	DSRIC	RIIC
15	14	13	12	11	10	9	8
_	_	NACK	RXBUFF	TXBUFE	ITER	TXEMPTY	TIMEOUT
7	6	5	4	3	2	1	0
PARE	FRAME	OVRE	ENDTX	ENDRX	RXBRK	TXRDY	RXRDY

For SPI specific configuration, see "USART Interrupt Disable Register (SPI MODE)" on page 809.

The following configuration values are valid for all listed bit names of this register:

0: No effect

1: Disables the corresponding interrupt.

RXRDY: RXRDY Interrupt Disable

• TXRDY: TXRDY Interrupt Disable

• RXBRK: Receiver Break Interrupt Disable

• ENDRX: End of Receive Transfer Interrupt Disable (available in all USART modes of operation)

• ENDTX: End of Transmit Interrupt Disable (available in all USART modes of operation)

• OVRE: Overrun Error Interrupt Enable

• FRAME: Framing Error Interrupt Disable

PARE: Parity Error Interrupt Disable

TIMEOUT: Time-out Interrupt Disable

• TXEMPTY: TXEMPTY Interrupt Disable

• ITER: Max Number of Repetitions Reached Interrupt Disable

• TXBUFE: Buffer Empty Interrupt Disable (available in all USART modes of operation)

RXBUFF: Buffer Full Interrupt Disable (available in all USART modes of operation)

• NACK: Non AcknowledgeInterrupt Disable

• RIIC: Ring Indicator Input Change Disable



- DSRIC: Data Set Ready Input Change Disable
- DCDIC: Data Carrier Detect Input Change Interrupt Disable
- CTSIC: Clear to Send Input Change Interrupt Disable
- MANE: Manchester Error Interrupt Disable



36.8.8 USART Interrupt Disable Register (SPI_MODE)

Name: US_IDR (SPI_MODE)

Address: 0x4002400C (0), 0x4002800C (1)

Access: Write-only

31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
-	_	_	RXBUFF	TXBUFE	UNRE	TXEMPTY	_
7	6	5	4	3	2	1	0
_	-	OVRE	ENDTX	ENDRX	_	TXRDY	RXRDY

This configuration is relevant only if USART_MODE = 0xE or 0xF in "USART Mode Register" on page 798.

The following configuration values are valid for all listed bit names of this register:

0: No effect

1: Disables the corresponding interrupt.

• RXRDY: RXRDY Interrupt Disable

• TXRDY: TXRDY Interrupt Disable

• OVRE: Overrun Error Interrupt Disable

• TXEMPTY: TXEMPTY Interrupt Disable

• UNRE: SPI Underrun Error Interrupt Disable



36.8.9 USART Interrupt Mask Register

Name: US_IMR

Address: 0x40024010 (0), 0x40028010 (1)

Access: Read-only

31	30	29	28	27	26	25	24
_	_	_	-	_	_	_	MANE
23	22	21	20	19	18	17	16
_	_	_	_	CTSIC	DCDIC	DSRIC	RIIC
15	14	13	12	11	10	9	8
_	_	NACK	RXBUFF	TXBUFE	ITER	TXEMPTY	TIMEOUT
7	6	5	4	3	2	1	0
PARE	FRAME	OVRE	ENDTX	ENDRX	RXBRK	TXRDY	RXRDY

For SPI specific configuration, see "USART Interrupt Mask Register (SPI MODE)" on page 812.

The following configuration values are valid for all listed bit names of this register:

0: The corresponding interrupt is not enabled.

1: The corresponding interrupt is enabled.

RXRDY: RXRDY Interrupt Mask

TXRDY: TXRDY Interrupt Mask

RXBRK: Receiver Break Interrupt Mask

ENDRX: End of Receive Transfer Interrupt Mask (available in all USART modes of operation)

• ENDTX: End of Transmit Interrupt Mask (available in all USART modes of operation)

OVRE: Overrun Error Interrupt Mask

FRAME: Framing Error Interrupt Mask

PARE: Parity Error Interrupt Mask

• TIMEOUT: Time-out Interrupt Mask

• TXEMPTY: TXEMPTY Interrupt Mask

• ITER: Max Number of Repetitions Reached Interrupt Mask

• TXBUFE: Buffer Empty Interrupt Mask (available in all USART modes of operation)

• RXBUFF: Buffer Full Interrupt Mask (available in all USART modes of operation)

NACK: Non AcknowledgeInterrupt Mask

• RIIC: Ring Indicator Input Change Mask

- DSRIC: Data Set Ready Input Change Mask
- DCDIC: Data Carrier Detect Input Change Interrupt Mask
- CTSIC: Clear to Send Input Change Interrupt Mask
- MANE: Manchester Error Interrupt Mask



36.8.10 USART Interrupt Mask Register (SPI_MODE)

Name: US_IMR (SPI_MODE)

Address: 0x40024010 (0), 0x40028010 (1)

Access: Read-only

31	30	29	28	27	26	25	24
_	_	-	-	_	-	-	-
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
_	_	_	RXBUFF	TXBUFE	UNRE	TXEMPTY	_
7	6	5	4	3	2	1	0
_	-	OVRE	ENDTX	ENDRX	-	TXRDY	RXRDY

This configuration is relevant only if USART_MODE = 0xE or 0xF in "USART Mode Register" on page 798.

The following configuration values are valid for all listed bit names of this register:

0: The corresponding interrupt is not enabled.

1: The corresponding interrupt is enabled.

• RXRDY: RXRDY Interrupt Mask

• TXRDY: TXRDY Interrupt Mask

• OVRE: Overrun Error Interrupt Mask

• TXEMPTY: TXEMPTY Interrupt Mask

• UNRE: SPI Underrun Error Interrupt Mask

36.8.11 USART Channel Status Register

Name: US CSR

Address: 0x40024014 (0), 0x40028014 (1)

Access: Read-only

	•						
31	30	29	28	27	26	25	24
_	_	-	_	_	_		MANERR
23	22	21	20	19	18	17	16
CTS	DCD	DSR	RI CTSIC		DCDIC	DSRIC	RIIC
	-	-	-	-	-	•	•
15	14	13	12	11	10	9	8
_	_	NACK	RXBUFF	TXBUFE	ITER	TXEMPTY	TIMEOUT
7	6	5	4	3	2	1	0
PARE	FRAME	OVRE	ENDTX	ENDRX	RXBRK	TXRDY	RXRDY

For SPI specific configuration, see "USART Channel Status Register (SPI MODE)" on page 816.

• RXRDY: Receiver Ready

0: No complete character has been received since the last read of US_RHR or the receiver is disabled. If characters were being received when the receiver was disabled, RXRDY changes to 1 when the receiver is enabled.

1: At least one complete character has been received and US_RHR has not yet been read.

TXRDY: Transmitter Ready

0: A character is in the US_THR waiting to be transferred to the Transmit Shift Register, or an STTBRK command has been requested, or the transmitter is disabled. As soon as the transmitter is enabled, TXRDY becomes 1.

1: There is no character in the US THR.

• RXBRK: Break Received/End of Break

0: No break received or end of break detected since the last RSTSTA.

1: Break received or end of break detected since the last RSTSTA.

• ENDRX: End of Receiver Transfer

0: The end of transfer signal from the receive PDC channel is inactive.

1: The end of transfer signal from the receive PDC channel is active.

• ENDTX: End of Transmitter Transfer

0: The end of transfer signal from the transmit PDC channel is inactive.

1: The end of transfer signal from the transmit PDC channel is active.

• OVRE: Overrun Error

0: No overrun error has occurred since the last RSTSTA.

1: At least one overrun error has occurred since the last RSTSTA.

• FRAME: Framing Error

0: No stop bit has been detected low since the last RSTSTA.



1: At least one stop bit has been detected low since the last RSTSTA.

• PARE: Parity Error

- 0: No parity error has been detected since the last RSTSTA.
- 1: At least one parity error has been detected since the last RSTSTA.

• TIMEOUT: Receiver Time-out

- 0: There has not been a time-out since the last Start Time-out command (STTTO in US_CR) or the Time-out Register is 0.
- 1: There has been a time-out since the last Start Time-out command (STTTO in US_CR).

• TXEMPTY: Transmitter Empty

- 0: There are characters in either US_THR or the Transmit Shift Register, or the transmitter is disabled.
- 1: There are no characters in US_THR, nor in the Transmit Shift Register.

• ITER: Max Number of Repetitions Reached

- 0: Maximum number of repetitions has not been reached since the last RSTSTA.
- 1: Maximum number of repetitions has been reached since the last RSTSTA.

• TXBUFE: Transmission Buffer Empty

- 0: The signal buffer empty from the transmit PDC channel is inactive.
- 1: The signal buffer empty from the transmit PDC channel is active.

• RXBUFF: Reception Buffer Full

- 0: The signal Buffer Full from the Receive PDC channel is inactive.
- 1: The signal Buffer Full from the Receive PDC channel is active.

NACK: Non AcknowledgeInterrupt

- 0: Non acknowledge has not been detected since the last RSTNACK.
- 1: At least one non acknowledge has been detected since the last RSTNACK.

• RIIC: Ring Indicator Input Change Flag

- 0: No input change has been detected on the RI pin since the last read of US_CSR.
- 1: At least one input change has been detected on the RI pin since the last read of US_CSR.

• DSRIC: Data Set Ready Input Change Flag

- 0: No input change has been detected on the DSR pin since the last read of US_CSR.
- 1: At least one input change has been detected on the DSR pin since the last read of US_CSR.

DCDIC: Data Carrier Detect Input Change Flag

- 0: No input change has been detected on the DCD pin since the last read of US_CSR.
- 1: At least one input change has been detected on the DCD pin since the last read of US CSR.

CTSIC: Clear to Send Input Change Flag

- 0: No input change has been detected on the CTS pin since the last read of US_CSR.
- 1: At least one input change has been detected on the CTS pin since the last read of US_CSR.



• RI: Image of RI Input

0: RI is set to 0.

1: RI is set to 1.

. DSR: Image of DSR Input

0: DSR is set to 0

1: DSR is set to 1.

• DCD: Image of DCD Input

0: DCD is set to 0.

1: DCD is set to 1.

• CTS: Image of CTS Input

0: CTS is set to 0.

1: CTS is set to 1.

• MANERR: Manchester Error

0: No Manchester error has been detected since the last RSTSTA.

1: At least one Manchester error has been detected since the last RSTSTA.



36.8.12 USART Channel Status Register (SPI_MODE)

Name: US_CSR (SPI_MODE)

Address: 0x40024014 (0), 0x40028014 (1)

Access: Read-only

31	30	29	28	27	26	25	24
_	-	-	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
_	_	_	RXBUFF	TXBUFE	UNRE	TXEMPTY	_
7	6	5	4	3	2	1	0
_	_	OVRE	ENDTX	ENDRX	_	TXRDY	RXRDY

This configuration is relevant only if USART MODE = 0xE or 0xF in "USART Mode Register" on page 798.

• RXRDY: Receiver Ready

0: No complete character has been received since the last read of US_RHR or the receiver is disabled. If characters were being received when the receiver was disabled, RXRDY changes to 1 when the receiver is enabled.

1: At least one complete character has been received and US_RHR has not yet been read.

• TXRDY: Transmitter Ready

0: A character is in the US_THR waiting to be transferred to the Transmit Shift Register or the transmitter is disabled. As soon as the transmitter is enabled, TXRDY becomes 1.

1: There is no character in the US THR.

• OVRE: Overrun Error

0: No overrun error has occurred since the last RSTSTA.

1: At least one overrun error has occurred since the last RSTSTA.

TXEMPTY: Transmitter Empty

0: There are characters in either US_THR or the Transmit Shift Register, or the transmitter is disabled.

1: There are no characters in US_THR, nor in the Transmit Shift Register.

• UNRE: Underrun Error

0: No SPI underrun error has occurred since the last RSTSTA.

1: At least one SPI underrun error has occurred since the last RSTSTA.

36.8.13 USART Receive Holding Register

Name: US_RHR

Address: 0x40024018 (0), 0x40028018 (1)

Access: Read-only

31	30	29	28	27	26	25	24
_	_	_	_	_	_	-	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
RXSYNH	_	_	_	_	_	-	RXCHR
7	6	5	4	3	2	1	0
			RX	CHR			

• RXCHR: Received Character

Last character received if RXRDY is set.

• RXSYNH: Received Sync

0: Last character received is a data.

1: Last character received is a command.

36.8.14 USART Transmit Holding Register

Name: US_THR

Address: 0x4002401C (0), 0x4002801C (1)

Access: Write-only

31	30	29	28	27	26	25	24
_	_	-	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
TXSYNH	-	_	_	-	-	_	TXCHR
7	6	5	4	3	2	1	0
			TXC	CHR			

• TXCHR: Character to be Transmitted

Next character to be transmitted after the current character if TXRDY is not set.

• TXSYNH: Sync Field to be Transmitted

0: The next character sent is encoded as a data. Start frame delimiter is DATA SYNC.

1: The next character sent is encoded as a command. Start frame delimiter is COMMAND SYNC.

36.8.15 USART Baud Rate Generator Register

Name: US_BRGR

Address: 0x40024020 (0), 0x40028020 (1)

Access: Read/Write

31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	_	_	_		FP	
15	14	13	12	11	10	9	8
			С	D			
7	6	5	4	3	2	1	0
			С	D			

This register can only be written if the WPEN bit is cleared in "USART Write Protection Mode Register" on page 827.

• CD: Clock Divider

	SYN	C = 0	SYNC = 1	
CD	OVER = 0	OVER = 1	or USART_MODE = SPI (master or Slave)	USART_MODE = ISO7816
0		Baud Rate C	Clock Disabled	
1 to 65535	Baud Rate = Selected Clock/(16*CD)	Baud Rate = Selected Clock/(8*CD)	Baud Rate = Selected Clock/CD	Baud Rate = Selected Clock/(FI_DI_RATIO*CD)

• FP: Fractional Part

0: Fractional divider is disabled.

1–7: Baud rate resolution, defined by FP x 1/8.



36.8.16 USART Receiver Time-out Register

Name: US_RTOR

Address: 0x40024024 (0), 0x40028024 (1)

Access: Read/Write

31	30	29	28	27	26	25	24
_	_	_	_	_	-	_	_
23	22	21	20	19	18	17	16
_	_	-	-	-	_	-	_
15	14	13	12	11	10	9	8
			Т	0			
7	6	5	4	3	2	1	0
			Т	0			

This register can only be written if the WPEN bit is cleared in "USART Write Protection Mode Register" on page 827.

• TO: Time-out Value

0: The receiver time-out is disabled.

1–65535: The receiver time-out is enabled and the time-out delay is TO x bit period.

36.8.17 USART Transmitter Timeguard Register

Name: US_TTGR

Address: 0x40024028 (0), 0x40028028 (1)

Access: Read/Write

31	30	29	28	27	26	25	24
_	_	_	_	_	_	-	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
_	_	_	_	_	-	ı	_
7	6	5	4	3	2	1	0
			Т	G			

This register can only be written if the WPEN bit is cleared in "USART Write Protection Mode Register" on page 827.

• TG: Timeguard Value

0: The transmitter timeguard is disabled.

1–255: The transmitter timeguard is enabled and the timeguard delay is TG x bit period.



36.8.18 USART FI DI RATIO Register

Name: US_FIDI

Address: 0x40024040 (0), 0x40028040 (1)

Access: Read/Write

Reset: 0x174

31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
_	_	_	_	_		FI_DI_RATIO	
7	6	5	4	3	2	1	0
			FI_DI_	RATIO			

This register can only be written if the WPEN bit is cleared in "USART Write Protection Mode Register" on page 827.

• FI_DI_RATIO: FI Over DI Ratio Value

0: If ISO7816 mode is selected, the baud rate generator generates no signal.

1– 2047: If ISO7816 mode is selected, the baud rate is the clock provided on SCK divided by FI_DI_RATIO.

36.8.19 USART Number of Errors Register

Name: US_NER

Address: 0x40024044 (0), 0x40028044 (1)

Access: Read-only

	,						
31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
_	_	_	_	_	_	_	_
7	6	5	4	3	2	1	0
			NB_EF	RRORS			

This register is relevant only if USART_MODE = 0x4 or 0x6 in "USART Mode Register" on page 798.

• NB_ERRORS: Number of Errors

Total number of errors that occurred during an ISO7816 transfer. This register automatically clears when read.



36.8.20 USART IrDA FILTER Register

Name: US_IF

Address: 0x4002404C (0), 0x4002804C (1)

Access: Read/Write

31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	-	_
15	14	13	12	11	10	9	8
_	_	_	_	_		ı	_
7	6	5	4	3	2	1	0
	IRDA_FILTER						

This register is relevant only if USART_MODE = 0x8 in "USART Mode Register" on page 798.

This register can only be written if the WPEN bit is cleared in "USART Write Protection Mode Register" on page 827.

• IRDA_FILTER: IrDA Filter

The IRDA_FILTER value must be defined to meet the following criteria:

 t_{MCK} * (IRDA_FILTER + 3) < 1.41 μ s

36.8.21 USART Manchester Configuration Register

Name: US_MAN

Address: 0x40024050 (0), 0x40028050 (1)

Access: Read/Write

31	30	29	28	27	26	25	24
_	DRIFT	ONE	RX_MPOL	_	_	RX_	_PP
23	22	21	20	19	18	17	16
_	_	_	_		RX	_PL	
15	14	13	12	11	10	9	8
_	_	_	TX_MPOL	_	_	TX_	_PP
7	6	5	4	3	2	1	0
_	-	_	_		TX	_PL	

This register can only be written if the WPEN bit is cleared in "USART Write Protection Mode Register" on page 827.

• TX_PL: Transmitter Preamble Length

0: The transmitter preamble pattern generation is disabled

1-15: The preamble length is TX_PL x Bit Period

• TX_PP: Transmitter Preamble Pattern

The following values assume that TX_MPOL field is not set:

Value	Name	Description	
0	ALL_ONE	The preamble is composed of '1's	
1	ALL_ZERO	The preamble is composed of '0's	
2	ZERO_ONE	The preamble is composed of '01's	
3	ONE_ZERO	The preamble is composed of '10's	

• TX_MPOL: Transmitter Manchester Polarity

0: Logic zero is coded as a zero-to-one transition, Logic one is coded as a one-to-zero transition.

1: Logic zero is coded as a one-to-zero transition, Logic one is coded as a zero-to-one transition.

• RX_PL: Receiver Preamble Length

0: The receiver preamble pattern detection is disabled

1–15: The detected preamble length is RX_PL x Bit Period



• RX_PP: Receiver Preamble Pattern detected

The following values assume that RX_MPOL field is not set:

Value	Name	Description
00	ALL_ONE	The preamble is composed of '1's
01	ALL_ZERO	The preamble is composed of '0's
10	ZERO_ONE	The preamble is composed of '01's
11	ONE_ZERO	The preamble is composed of '10's

• RX_MPOL: Receiver Manchester Polarity

0: Logic zero is coded as a zero-to-one transition, Logic one is coded as a one-to-zero transition.

1: Logic zero is coded as a one-to-zero transition, Logic one is coded as a zero-to-one transition.

• ONE: Must Be Set to 1

Bit 29 must always be set to 1 when programming the US_MAN register.

• DRIFT: Drift Compensation

0: The USART cannot recover from an important clock drift

1: The USART can recover from clock drift. The 16X clock mode must be enabled.

36.8.22 USART Write Protection Mode Register

Name: US_WPMR

Address: 0x400240E4 (0), 0x400280E4 (1)

Access: Read/Write

Reset: See Table 36-16

31	30	29	28	27	26	25	24
			WP	KEY			
23	22	21	20	19	18	17	16
			WP	KEY			
15	14	13	12	11 KEY	10	9	8
			VVP	KEY			
7	6	5	4	3	2	1	0
_	_	_	_	_	_		WPEN

• WPEN: Write Protection Enable

0: Disables the write protection if WPKEY corresponds to 0x555341 ("USA" in ASCII).

See Section 36.7.10 "Register Write Protection" for the list of registers that can be wirte-protected.

• WPKEY: Write Protection Key

Value	Name	Description
0x555341	PASSWD	Writing any other value in this field aborts the write operation of the WPEN bit. Always reads as 0.



^{1:} Enables the write protection if WPKEY corresponds to 0x555341 ("USA" in ASCII).

36.8.23 USART Write Protection Status Register

Name: US_WPSR

Address: 0x400240E8 (0), 0x400280E8 (1)

Access: Read-only

Reset: See Table 36-16

31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
WPVSRC							
15	14	13	12	11	10	9	8
WPVSRC							
7	6	5	4	3	2	1	0
_	_	_	_	_	_		WPVS

• WPVS: Write Protection Violation Status

0: No write protection violation has occurred since the last read of the US_WPSR.

• WPVSRC: Write Protection Violation Source

When WPVS = 1, WPVSRC indicates the register address offset at which a write access has been attempted.

^{1:} A write protection violation has occurred since the last read of the US_WPSR. If this violation is an unauthorized attempt to write a protected register, the associated violation is reported into field WPVSRC.

37. Timer Counter (TC)

37.1 Description

The Timer Counter (TC) includes 3 identical 16-bit Timer Counter channels.

Each channel can be independently programmed to perform a wide range of functions including frequency measurement, event counting, interval measurement, pulse generation, delay timing and pulse width modulation.

Each channel has three external clock inputs, five internal clock inputs and two multi-purpose input/output signals which can be configured by the user. Each channel drives an internal interrupt signal which can be programmed to generate processor interrupts.

The Timer Counter (TC) embeds a quadrature decoder logic connected in front of the timers and driven by TIOA0, TIOB0 and TIOB1 inputs. When enabled, the quadrature decoder performs the input lines filtering, decoding of quadrature signals and connects to the timers/counters in order to read the position and speed of the motor through the user interface.

The Timer Counter block has two global registers which act upon all TC channels:

- Block Control Register (TC_BCR)—allows channels to be started simultaneously with the same instruction
- Block Mode Register (TC_BMR)—defines the external clock inputs for each channel, allowing them to be chained

Table 37-1 gives the assignment of the device Timer Counter clock inputs common to Timer Counter 0 to 2.

Table 37-1. Timer Counter Clock Assignment

Name	Definition
TIMER_CLOCK1	MCK/2
TIMER_CLOCK2	MCK/8
TIMER_CLOCK3	MCK/32
TIMER_CLOCK4	MCK/128
TIMER_CLOCK5 ⁽¹⁾	SLCK

Note: 1. When Slow Clock is selected for Master Clock (CSS = 0 in PMC Master Clock Register), TIMER_CLOCK5 input is equivalent to Master Clock.

37.2 Embedded Characteristics


- Provides 3 16-bit Timer Counter channels
- Wide range of functions including:
 - Frequency measurement
 - Event counting
 - Interval measurement
 - Pulse generation
 - Delay timing
 - Pulse Width Modulation
 - Up/down capabilities
 - Quadrature decoder logic
 - 2-bit gray up/down count for stepper motor
- Each channel is user-configurable and contains:
 - Three external clock inputs
 - Five Internal clock inputs



- Two multi-purpose input/output signals acting as trigger event
- Internal interrupt signal
- Two global registers that act on all TC channels
- Compare event fault generation for PWM
- Register Write Protection

37.3 Block Diagram

Figure 37-1. Timer Counter Block Diagram



Note: The quadrature decoder logic connections are detailed in Figure 37-15 "Predefined Connection of the Quadrature Decoder with Timer Counters"

Table 37-2. Signal Name Description

Block/Channel	Signal Name	Description
---------------	-------------	-------------

Table 37-2. Signal Name Description

	XC0, XC1, XC2	External Clock Inputs
	TIOA	Capture Mode: Timer Counter Input Waveform Mode: Timer Counter Output
Channel Signal	TIOB	Capture Mode: Timer Counter Input Waveform Mode: Timer Counter Input/Output
	INT	Interrupt Signal Output (internal signal)
	SYNC	Synchronization Input Signal (from configuration register)

37.4 Pin Name List

Table 37-3. TC pin list

Pin Name	Description	Туре
TCLK0-TCLK2	External Clock Input	Input
TIOA0-TIOA2	I/O Line A	I/O
TIOB0-TIOB2	I/O Line B	I/O

37.5 Product Dependencies

37.5.1 I/O Lines

The pins used for interfacing the compliant external devices may be multiplexed with PIO lines. The programmer must first program the PIO controllers to assign the TC pins to their peripheral functions.

Table 37-4. I/O Lines

Instance	Signal	I/O Line	Peripheral
TC0	TCLK0	PA4	В
TC0	TCLK1	PA28	В
TC0	TCLK2	PA29	В
TC0	TIOA0	PA0	В
TC0	TIOA1	PA15	В
TC0	TIOA2	PA26	В
TC0	TIOB0	PA1	В
TC0	TIOB1	PA16	В
TC0	TIOB2	PA27	В
TC1	TCLK3	PC25	В
TC1	TCLK4	PC28	В
TC1	TCLK5	PC31	В
TC1	TIOA3	PC23	В
TC1	TIOA4	PC26	В
TC1	TIOA5	PC29	В



Table 37-4. I/O Lines (Continued)

TC1	TIOB3	PC24	В
TC1	TIOB4	PC27	В
TC1	TIOB5	PC30	В

37.5.2 Power Management

The TC is clocked through the Power Management Controller (PMC), thus the programmer must first configure the PMC to enable the Timer Counter clock.

37.5.3 Interrupt

The TC has an interrupt line connected to the Interrupt Controller (IC). Handling the TC interrupt requires programming the IC before configuring the TC.

37.5.4 Fault Output

The TC has the FAULT output internally connected to the fault input of PWM. Refer to Section 37.6.17 "Fault Mode" and to the product Pulse Width Modulation (PWM) implementation.

37.6 Functional Description

37.6.1 TC Description

The 3 channels of the Timer Counter are independent and identical in operation except when quadrature decoder is enabled. The registers for channel programming are listed in Table 37-5 "Register Mapping".

37.6.2 16-bit Counter

Each channel is organized around a 16-bit counter. The value of the counter is incremented at each positive edge of the selected clock. When the counter has reached the value 2¹⁶-1 and passes to zero, an overflow occurs and the COVFS bit in the TC Status Register (TC SR) is set.

The current value of the counter is accessible in real time by reading the TC Counter Value Register (TC_CV). The counter can be reset by a trigger. In this case, the counter value passes to zero on the next valid edge of the selected clock.

37.6.3 Clock Selection

At block level, input clock signals of each channel can either be connected to the external inputs TCLK0, TCLK1 or TCLK2, or be connected to the internal I/O signals TIOA0, TIOA1 or TIOA2 for chaining by programming the TC Block Mode Register (TC_BMR). See Figure 37-2 "Clock Chaining Selection".

Each channel can independently select an internal or external clock source for its counter:

- Internal clock signals: TIMER_CLOCK1, TIMER_CLOCK2, TIMER_CLOCK3, TIMER_CLOCK4, TIMER_CLOCK5
- External clock signals: XC0, XC1 or XC2

This selection is made by the TCCLKS bits in the TC Channel Mode Register (TC_CMR).

The selected clock can be inverted with the CLKI bit in the TC_CMR. This allows counting on the opposite edges of the clock.

The burst function allows the clock to be validated when an external signal is high. The BURST parameter in the TC_CMR defines this signal (none, XC0, XC1, XC2). See Figure 37-3 "Clock Selection".

Note: In all cases, if an external clock is used, the duration of each of its levels must be longer than the master clock period. The external clock frequency must be at least 2.5 times lower than the master clock



Figure 37-2. Clock Chaining Selection





Figure 37-3. Clock Selection






37.6.4 Clock Control

The clock of each counter can be controlled in two different ways: it can be enabled/disabled and started/stopped. See Figure 37-4.

- The clock can be enabled or disabled by the user with the CLKEN and the CLKDIS commands in the TC Channel Control Register (TC_CCR). In Capture Mode it can be disabled by an RB load event if LDBDIS is set to 1 in the TC_CMR. In Waveform Mode, it can be disabled by an RC Compare event if CPCDIS is set to 1 in TC_CMR. When disabled, the start or the stop actions have no effect: only a CLKEN command in the TC_CCR can re-enable the clock. When the clock is enabled, the CLKSTA bit is set in the TC_SR.
- The clock can also be started or stopped: a trigger (software, synchro, external or compare) always starts the clock. The clock can be stopped by an RB load event in Capture Mode (LDBSTOP = 1 in TC_CMR) or a RC compare event in Waveform Mode (CPCSTOP = 1 in TC_CMR). The start and the stop commands have effect only if the clock is enabled.

Figure 37-4. Clock Control



37.6.5 TC Operating Modes

Each channel can independently operate in two different modes:

- Capture Mode provides measurement on signals.
- · Waveform Mode provides wave generation.

The TC Operating Mode is programmed with the WAVE bit in the TC Channel Mode Register.

In Capture Mode, TIOA and TIOB are configured as inputs.

In Waveform Mode, TIOA is always configured to be an output and TIOB is an output if it is not selected to be the external trigger.

37.6.6 Trigger

A trigger resets the counter and starts the counter clock. Three types of triggers are common to both modes, and a fourth external trigger is available to each mode.

Regardless of the trigger used, it will be taken into account at the following active edge of the selected clock. This means that the counter value can be read differently from zero just after a trigger, especially when a low frequency signal is selected as the clock.



The following triggers are common to both modes:

- Software Trigger: Each channel has a software trigger, available by setting SWTRG in TC_CCR.
- SYNC: Each channel has a synchronization signal SYNC. When asserted, this signal has the same effect as a software trigger. The SYNC signals of all channels are asserted simultaneously by writing TC_BCR (Block Control) with SYNC set.
- Compare RC Trigger: RC is implemented in each channel and can provide a trigger when the counter value matches the RC value if CPCTRG is set in the TC_CMR.

The channel can also be configured to have an external trigger. In Capture Mode, the external trigger signal can be selected between TIOA and TIOB. In Waveform Mode, an external event can be programmed on one of the following signals: TIOB, XC0, XC1 or XC2. This external event can then be programmed to perform a trigger by setting bit ENETRG in the TC_CMR.

If an external trigger is used, the duration of the pulses must be longer than the master clock period in order to be detected.

37.6.7 Capture Operating Mode

This mode is entered by clearing the WAVE bit in the TC CMR.

Capture Mode allows the TC channel to perform measurements such as pulse timing, frequency, period, duty cycle and phase on TIOA and TIOB signals which are considered as inputs.

Figure 37-5shows the configuration of the TC channel when programmed in Capture Mode.

37.6.8 Capture Registers A and B

Registers A and B (RA and RB) are used as capture registers. This means that they can be loaded with the counter value when a programmable event occurs on the signal TIOA.

The LDRA field in the TC_CMR defines the TIOA selected edge for the loading of register A, and the LDRB field defines the TIOA selected edge for the loading of Register B.

RA is loaded only if it has not been loaded since the last trigger or if RB has been loaded since the last loading of RA.

RB is loaded only if RA has been loaded since the last trigger or the last loading of RB.

Loading RA or RB before the read of the last value loaded sets the Overrun Error Flag (LOVRS bit) in the TC_SR. In this case, the old value is overwritten.


37.6.9 Trigger Conditions

In addition to the SYNC signal, the software trigger and the RC compare trigger, an external trigger can be defined.

The ABETRG bit in the TC_CMR selects TIOA or TIOB input signal as an external trigger. The External Trigger Edge Selection parameter (ETRGEDG field in TC_CMR) defines the edge (rising, falling, or both) detected to generate an external trigger. If ETRGEDG = 0 (none), the external trigger is disabled.



Figure 37-5. Capture Mode



37.6.10 Waveform Operating Mode

Waveform operating mode is entered by setting the WAVE parameter in TC CMR (Channel Mode Register).

In Waveform Operating Mode the TC channel generates one or two PWM signals with the same frequency and independently programmable duty cycles, or generates different types of one-shot or repetitive pulses.

In this mode, TIOA is configured as an output and TIOB is defined as an output if it is not used as an external event (EEVT parameter in TC_CMR).

Figure 37-6 shows the configuration of the TC channel when programmed in Waveform Operating Mode.


37.6.11 Waveform Selection

Depending on the WAVSEL parameter in TC_CMR (Channel Mode Register), the behavior of TC_CV varies. With any selection, TC_RA, TC_RB and TC_RC can all be used as compare registers.

RA Compare is used to control the TIOA output, RB Compare is used to control the TIOB output (if correctly configured) and RC Compare is used to control TIOA and/or TIOB outputs.



Figure 37-6. Waveform Mode



37.6.11.1WAVSEL = 00

When WAVSEL = 00, the value of TC_CV is incremented from 0 to 2^{16} -1. Once 2^{16} -1 has been reached, the value of TC_CV is reset. Incrementation of TC_CV starts again and the cycle continues. See Figure 37-7.

An external event trigger or a software trigger can reset the value of TC_CV. It is important to note that the trigger may occur at any time. See Figure 37-8.

RC Compare cannot be programmed to generate a trigger in this configuration. At the same time, RC Compare can stop the counter clock (CPCSTOP = 1 in TC_CMR) and/or disable the counter clock (CPCDIS = 1 in TC_CMR).

Figure 37-7. WAVSEL = 00 without trigger





Figure 37-8. WAVSEL= 00 with Trigger





37.6.11.2WAVSEL = 10

When WAVSEL = 10, the value of TC_CV is incremented from 0 to the value of RC, then automatically reset on a RC Compare. Once the value of TC_CV has been reset, it is then incremented and so on. See Figure 37-9.

It is important to note that TC_CV can be reset at any time by an external event or a software trigger if both are programmed correctly. See Figure 37-10.

In addition, RC Compare can stop the counter clock (CPCSTOP = 1 in TC_CMR) and/or disable the counter clock (CPCDIS = 1 in TC_CMR).

Figure 37-9. WAVSEL = 10 without Trigger





Figure 37-10. WAVSEL = 10 with Trigger



37.6.11.3WAVSEL = 01

When WAVSEL = 01, the value of TC_CV is incremented from 0 to 2^{16} -1. Once 2^{16} -1 is reached, the value of TC_CV is decremented to 0, then re-incremented to 2^{16} -1 and so on. See Figure 37-11.

A trigger such as an external event or a software trigger can modify TC_CV at any time. If a trigger occurs while TC_CV is incrementing, TC_CV then decrements. If a trigger is received while TC_CV is decrementing, TC_CV then increments. See Figure 37-12.

RC Compare cannot be programmed to generate a trigger in this configuration.

At the same time, RC Compare can stop the counter clock (CPCSTOP = 1) and/or disable the counter clock (CPCDIS = 1).

Figure 37-11. WAVSEL = 01 without Trigger





Figure 37-12. WAVSEL = 01 with Trigger





37.6.11.4WAVSEL = 11

When WAVSEL = 11, the value of TC_CV is incremented from 0 to RC. Once RC is reached, the value of TC_CV is decremented to 0, then re-incremented to RC and so on. See Figure 37-13.

A trigger such as an external event or a software trigger can modify TC_CV at any time. If a trigger occurs while TC_CV is incrementing, TC_CV then decrements. If a trigger is received while TC_CV is decrementing, TC_CV then increments. See Figure 37-14.

RC Compare can stop the counter clock (CPCSTOP = 1) and/or disable the counter clock (CPCDIS = 1).

Figure 37-13. WAVSEL = 11 without Trigger





Figure 37-14. WAVSEL = 11 with Trigger



37.6.12 External Event/Trigger Conditions

An external event can be programmed to be detected on one of the clock sources (XC0, XC1, XC2) or TIOB. The external event selected can then be used as a trigger.

The EEVT parameter in TC_CMR selects the external trigger. The EEVTEDG parameter defines the trigger edge for each of the possible external triggers (rising, falling or both). If EEVTEDG is cleared (none), no external event is defined.

If TIOB is defined as an external event signal (EEVT = 0), TIOB is no longer used as an output and the compare register B is not used to generate waveforms and subsequently no IRQs. In this case the TC channel can only generate a waveform on TIOA.

When an external event is defined, it can be used as a trigger by setting bit ENETRG in the TC CMR.

As in Capture Mode, the SYNC signal and the software trigger are also available as triggers. RC Compare can also be used as a trigger depending on the parameter WAVSEL.

37.6.13 Output Controller

The output controller defines the output level changes on TIOA and TIOB following an event. TIOB control is used only if TIOB is defined as output (not as an external event).

The following events control TIOA and TIOB: software trigger, external event and RC compare. RA compare controls TIOA and RB compare controls TIOB. Each of these events can be programmed to set, clear or toggle the output as defined in the corresponding parameter in TC CMR.

37.6.14 Quadrature Decoder Logic

37.6.14.1 Description

The quadrature decoder logic is driven by TIOA0, TIOB0, TIOB1 input pins and drives the timer/counter of channel 0 and 1. Channel 2 can be used as a time base in case of speed measurement requirements (refer to Figure 37-15 "Predefined Connection of the Quadrature Decoder with Timer Counters").

When writing a 0 to bit QDEN of the TC_BMR, the quadrature decoder logic is totally transparent.

TIOA0 and TIOB0 are to be driven by the two dedicated quadrature signals from a rotary sensor mounted on the shaft of the off-chip motor.

A third signal from the rotary sensor can be processed through pin TIOB1 and is typically dedicated to be driven by an index signal if it is provided by the sensor. This signal is not required to decode the quadrature signals PHA, PHB.

Field TCCLKS of TC_CMRx must be configured to select XC0 input (i.e., 0x101). Field TC0XC0S has no effect as soon as quadrature decoder is enabled.

Either speed or position/revolution can be measured. Position channel 0 accumulates the edges of PHA, PHB input signals giving a high accuracy on motor position whereas channel 1 accumulates the index pulses of the sensor, therefore the number of rotations. Concatenation of both values provides a high level of precision on motion system position.

In speed mode, position cannot be measured but revolution can be measured.

Inputs from the rotary sensor can be filtered prior to down-stream processing. Accommodation of input polarity, phase definition and other factors are configurable.

Interruptions can be generated on different events.

A compare function (using TC_RC) is available on channel 0 (speed/position) or channel 1 (rotation) and can generate an interrupt by means of the CPCS flag in the TC_SRx.



Reset pulse **SPEEDEN** Quadrature Decoder Timer/Counter (Filter + Edge TIOA Channel 0 Detect + QD) <u> 710Å0</u> **QDEN PHEdges** TIOR XC0 TIOB0 TIOA0 XC0 PHA Speed/Position TIOB0 **QDEN** PHB TIOB1 Index **IDX** TIOR Timer/Counter XC0 Channel 1 TIOB1 XC₀

Figure 37-15. Predefined Connection of the Quadrature Decoder with Timer Counters

37.6.14.2Input Pre-processing

Input pre-processing consists of capabilities to take into account rotary sensor factors such as polarities and phase definition followed by configurable digital filtering.

Each input can be negated and swapping PHA, PHB is also configurable.

Direction

The MAXFILT field in the TC_BMR is used to configure a minimum duration for which the pulse is stated as valid. When the filter is active, pulses with a duration lower than MAXFILT +1 * t_{MCK} ns are not passed to down-stream logic.


Filters can be disabled using the FILTER bit in the TC_BMR.

Rotation

Timer/Counter Channel 2

Speed Time Base

Figure 37-16. Input Stage




Input filtering can efficiently remove spurious pulses that might be generated by the presence of particulate contamination on the optical or magnetic disk of the rotary sensor.

Spurious pulses can also occur in environments with high levels of electro-magnetic interference. Or, simply if vibration occurs even when rotation is fully stopped and the shaft of the motor is in such a position that the beginning of one of the reflective or magnetic bars on the rotary sensor disk is aligned with the light or magnetic (Hall) receiver cell of the rotary sensor. Any vibration can make the PHA, PHB signals toggle for a short duration.



Figure 37-17. Filtering Examples



37.6.14.3 Direction Status and Change Detection

After filtering, the quadrature signals are analyzed to extract the rotation direction and edges of the two quadrature signals detected in order to be counted by timer/counter logic downstream.


The direction status can be directly read at anytime in the TC_QISR. The polarity of the direction flag status depends on the configuration written in TC_BMR. INVA, INVB, INVIDX, SWAP modify the polarity of DIR flag.

Any change in rotation direction is reported in the TC_QISR and can generate an interrupt.


The direction change condition is reported as soon as two consecutive edges on a phase signal have sampled the same value on the other phase signal and there is an edge on the other signal. The two consecutive edges of one phase signal sampling the same value on other phase signal is not sufficient to declare a direction change, for the reason that particulate contamination may mask one or more reflective bars on the optical or magnetic disk of the sensor. (Refer to Figure 37-18 "Rotation Change Detection" for waveforms.)

Figure 37-18. Rotation Change Detection

Direction Change under normal conditions



No direction change due to particulate contamination masking a reflective bar




The direction change detection is disabled when QDTRANS is set in the TC_BMR. In this case the DIR flag report must not be used.

A quadrature error is also reported by the quadrature decoder logic via the QERR flag in the TC_QISR. This error is reported if the time difference between two edges on PHA, PHB is lower than a predefined value. This



predefined value is configurable and corresponds to (MAXFILT + 1) * t_{MCK} ns. After being filtered there is no reason to have two edges closer than (MAXFILT + 1) * t_{MCK} ns under normal mode of operation.

Figure 37-19. Quadrature Error Detection



MAXFILT must be tuned according to several factors such as the system clock frequency (MCK), type of rotary sensor and rotation speed to be achieved.

37.6.14.4Position and Rotation Measurement

When the POSEN bit is set in the TC_BMR, the motor axis position is processed on channel 0 (by means of the PHA, PHB edge detections) and the number of motor revolutions are recorded on channel 1 if the IDX signal is provided on the TIOB1 input. The position measurement can be read in the TC_CV0 register and the rotation measurement can be read in the TC_CV1 register.

Channel 0 and 1 must be configured in capture mode (WAVE = 0 in TC_CMR0).

In parallel, the number of edges are accumulated on timer/counter channel 0 and can be read on the TC_CV0 register.

Therefore, the accurate position can be read on both TC_CV registers and concatenated to form a 32-bit word.

The timer/counter channel 0 is cleared for each increment of IDX count value.

Depending on the quadrature signals, the direction is decoded and allows to count up or down in timer/counter channels 0 and 1. The direction status is reported on TC QISR.



37.6.14.5Speed Measurement

When SPEEDEN is set in the TC BMR, the speed measure is enabled on channel 0.

A time base must be defined on channel 2 by writing the TC_RC2 period register. Channel 2 must be configured in waveform mode (WAVE bit set) in TC_CMR2. The WAVSEL field must be defined with 0x10 to clear the counter by comparison and matching with TC_RC value. Field ACPC must be defined at 0x11 to toggle TIOA output.

This time base is automatically fed back to TIOA of channel 0 when QDEN and SPEEDEN are set.

Channel 0 must be configured in capture mode (WAVE = 0 in TC_CMR0). The ABETRG bit of TC_CMR0 must be configured at 1 to select TIOA as a trigger for this channel.

EDGTRG can be set to 0x01, to clear the counter on a rising edge of the TIOA signal and field LDRA must be set accordingly to 0x01, to load TC_RA0 at the same time as the counter is cleared (LDRB must be set to 0x01). As a consequence, at the end of each time base period the differentiation required for the speed calculation is performed.

The process must be started by configuring bits CLKEN and SWTRG in the TC CCR.

The speed can be read on field RA in TC RA0.

Channel 1 can still be used to count the number of revolutions of the motor.

37.6.15 2-bit Gray Up/Down Counter for Stepper Motor


Each channel can be independently configured to generate a 2-bit gray count waveform on corresponding TIOA, TIOB outputs by means of the GCEN bit in TC_SMMRx.

Up or Down count can be defined by writing bit DOWN in TC_SMMRx.

It is mandatory to configure the channel in WAVE mode in the TC_CMR.

The period of the counters can be programmed in TC_RCx.

Figure 37-20. 2-bit Gray Up/Down Counter



37.6.16 Register Write Protection

To prevent any single software error from corrupting TC behavior, certain registers in the address space can be write-protected by setting the WPEN bit in the TC Write Protection Mode Register (TC WPMR).

The following registers can be write-protected:

- TC Block Mode Register
- TC Channel Mode Register: Capture Mode
- TC Channel Mode Register: Waveform Mode
- TC Fault Mode Register
- TC Stepper Motor Mode Register
- TC Register A



- TC Register B
- TC Register C

37.6.17 Fault Mode

At anytime, the TC_RCx registers can be used to perform a comparison on the respective current channel counter value (TC_CVx) with the value of TC_RCx register.


The CPCSx flags can be set accordingly and an interrupt can be generated.

This interrupt is processed but requires an unpredictable amount of time to be achieve the required action.

It is possible to trigger the FAULT output of the TIMER1 with CPCS from TC_SR0 and/or CPCS from TC_SR1. Each source can be independently enabled/disabled in the TC_FMR.

This can be useful to detect an overflow on speed and/or position when QDEC is processed and to act immediately by using the FAULT output.

Figure 37-21. Fault Output Generation



37.7 Timer Counter (TC) User Interface

Table 37-5. Register Mapping

Offset ⁽¹⁾	Register	Name	Access	Reset
0x00 + channel * 0x40 + 0x00	Channel Control Register	TC_CCR	Write-only	_
0x00 + channel * 0x40 + 0x04	Channel Mode Register	TC_CMR	Read/Write	0
0x00 + channel * 0x40 + 0x08	Stepper Motor Mode Register	TC_SMMR	Read/Write	0
0x00 + channel * 0x40 + 0x0C	Reserved	_	_	_
0x00 + channel * 0x40 + 0x10	Counter Value	TC_CV	Read-only	0
0x00 + channel * 0x40 + 0x14	Register A	TC_RA	Read/Write ⁽²⁾	0
0x00 + channel * 0x40 + 0x18	Register B	TC_RB	Read/Write ⁽²⁾	0
0x00 + channel * 0x40 + 0x1C	Register C	TC_RC	Read/Write	0
0x00 + channel * 0x40 + 0x20	Status Register	TC_SR	Read-only	0
0x00 + channel * 0x40 + 0x24	Interrupt Enable Register	TC_IER	Write-only	_
0x00 + channel * 0x40 + 0x28	Interrupt Disable Register	TC_IDR	Write-only	_
0x00 + channel * 0x40 + 0x2C	Interrupt Mask Register	TC_IMR	Read-only	0
0xC0	Block Control Register	TC_BCR	Write-only	_
0xC4	Block Mode Register	TC_BMR	Read/Write	0
0xC8	QDEC Interrupt Enable Register	TC_QIER	Write-only	_
0xCC	QDEC Interrupt Disable Register	TC_QIDR	Write-only	_
0xD0	QDEC Interrupt Mask Register	TC_QIMR	Read-only	0
0xD4	QDEC Interrupt Status Register	TC_QISR	Read-only	0
0xD8	Fault Mode Register	TC_FMR	Read/Write	0
0xE4	Write Protection Mode Register	TC_WPMR	Read/Write	0
0xE8-0xFC	Reserved	_	-	_

Notes: 1. Channel index ranges from 0 to 2.

2. Read-only if WAVE = 0



37.7.1 TC Channel Control Register

Name: TC_CCRx [x=0..2]

Address: 0x40010000 (0)[0], 0x40010040 (0)[1], 0x40010080 (0)[2]

0x40014000 (1)[0], 0x40014040 (1)[1], 0x40014080 (1)[2]

Access: Write-only

31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
_	_	_	-	_	-	-	_
7	6	5	4	3	2	1	0
_	_	_	_	_	SWTRG	CLKDIS	CLKEN

• CLKEN: Counter Clock Enable Command

0: No effect.

1: Enables the clock if CLKDIS is not 1.

• CLKDIS: Counter Clock Disable Command

0: No effect.

1: Disables the clock.

• SWTRG: Software Trigger Command

0: No effect.

1: A software trigger is performed: the counter is reset and the clock is started.

37.7.2 TC Channel Mode Register: Capture Mode

Name: $TC_CMRx [x=0..2] (WAVE = 0)$

Address: 0x40010004 (0)[0], 0x40010044 (0)[1], 0x40010084 (0)[2]

0x40014004 (1)[0], 0x40014044 (1)[1], 0x40014084 (1)[2]

Access: Read/Write

31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	_	_	LD	RB	LD	RA
15	14	13	12	11	10	9	8
WAVE	CPCTRG	-	_	_	ABETRG	ETRO	GEDG
7	6	5	4	3	2	1	0
LDBDIS	LDBSTOP	BU	RST	CLKI		TCCLKS	

This register can only be written if the WPEN bit is cleared in the TC Write Protection Mode Register.

• TCCLKS: Clock Selection

Value	Name	Description
0	TIMER_CLOCK1	Clock selected: internal TIMER_CLOCK1 clock signal (from PMC)
1	TIMER_CLOCK2	Clock selected: internal TIMER_CLOCK2 clock signal (from PMC)
2	TIMER_CLOCK3	Clock selected: internal TIMER_CLOCK3 clock signal (from PMC)
3	TIMER_CLOCK4	Clock selected: internal TIMER_CLOCK4 clock signal (from PMC)
4	TIMER_CLOCK5	Clock selected: internal TIMER_CLOCK5 clock signal (from PMC)
5	XC0	Clock selected: XC0
6	XC1	Clock selected: XC1
7	XC2	Clock selected: XC2

• CLKI: Clock Invert

0: Counter is incremented on rising edge of the clock.

1: Counter is incremented on falling edge of the clock.

• BURST: Burst Signal Selection

Value	Name	Description
0	NONE	The clock is not gated by an external signal.
1	XC0	XC0 is ANDed with the selected clock.
2	XC1	XC1 is ANDed with the selected clock.
3	XC2	XC2 is ANDed with the selected clock.



• LDBSTOP: Counter Clock Stopped with RB Loading

0: Counter clock is not stopped when RB loading occurs.

1: Counter clock is stopped when RB loading occurs.

LDBDIS: Counter Clock Disable with RB Loading

0: Counter clock is not disabled when RB loading occurs.

1: Counter clock is disabled when RB loading occurs.

• ETRGEDG: External Trigger Edge Selection

Value	Name	Description
0	NONE	The clock is not gated by an external signal.
1	RISING	Rising edge
2	FALLING	Falling edge
3	EDGE	Each edge

• ABETRG: TIOA or TIOB External Trigger Selection

0: TIOB is used as an external trigger.

1: TIOA is used as an external trigger.

• CPCTRG: RC Compare Trigger Enable

0: RC Compare has no effect on the counter and its clock.

1: RC Compare resets the counter and starts the counter clock.

WAVE: Waveform Mode

0: Capture Mode is enabled.

1: Capture Mode is disabled (Waveform Mode is enabled).

• LDRA: RA Loading Edge Selection

Value	Name	Description
0	NONE	None
1	RISING	Rising edge of TIOA
2	FALLING	Falling edge of TIOA
3	EDGE	Each edge of TIOA

• LDRB: RB Loading Edge Selection

Value	Name	Description
0	NONE	None
1	RISING	Rising edge of TIOA
2	FALLING	Falling edge of TIOA
3	EDGE	Each edge of TIOA



37.7.3 TC Channel Mode Register: Waveform Mode

Name: $TC_CMRx [x=0..2] (WAVE = 1)$

Access: Read/Write

31	30	29	28	27	26	25	24
BSW	/TRG	BE	EVT	BC	PC	BC	PB
23	22	21	20	19	18	17	16
ASW	/TRG	AE	EVT	AC	PC	AC	CPA
15	14	13	12	11	10	9	8
WAVE	WAV	/SEL	ENETRG	EE	VT	EEV	TEDG
7	6	5	4	3	2	1	0
CPCDIS	CPCSTOP	BU	JRST	CLKI		TCCLKS	

This register can only be written if the WPEN bit is cleared in the TC Write Protection Mode Register.

• TCCLKS: Clock Selection

Value	Name	Description
0	TIMER_CLOCK1	Clock selected: internal TIMER_CLOCK1 clock signal (from PMC)
1	TIMER_CLOCK2	Clock selected: internal TIMER_CLOCK2 clock signal (from PMC)
2	TIMER_CLOCK3	Clock selected: internal TIMER_CLOCK3 clock signal (from PMC)
3	TIMER_CLOCK4	Clock selected: internal TIMER_CLOCK4 clock signal (from PMC)
4	TIMER_CLOCK5	Clock selected: internal TIMER_CLOCK5 clock signal (from PMC)
5	XC0	Clock selected: XC0
6	XC1	Clock selected: XC1
7	XC2	Clock selected: XC2

• CLKI: Clock Invert

0: Counter is incremented on rising edge of the clock.

1: Counter is incremented on falling edge of the clock.

• BURST: Burst Signal Selection

Value	Name	Description	
0	NONE	The clock is not gated by an external signal.	
1	XC0	XC0 is ANDed with the selected clock.	
2	XC1	XC1 is ANDed with the selected clock.	
3	XC2	XC2 is ANDed with the selected clock.	

• CPCSTOP: Counter Clock Stopped with RC Compare

0: Counter clock is not stopped when counter reaches RC.

1: Counter clock is stopped when counter reaches RC.



• CPCDIS: Counter Clock Disable with RC Compare

- 0: Counter clock is not disabled when counter reaches RC.
- 1: Counter clock is disabled when counter reaches RC.

EEVTEDG: External Event Edge Selection

Value	Name	Description
0	NONE	None
1	RISING	Rising edge
2	FALLING	Falling edge
3	EDGE	Each edge

• EEVT: External Event Selection

Signal selected as external event.

Value	Name	Description	TIOB Direction
0	TIOB	TIOB ⁽¹⁾	Input
1	XC0	XC0	Output
2	XC1	XC1	Output
3	XC2	XC2	Output

Note: 1. If TIOB is chosen as the external event signal, it is configured as an input and no longer generates waveforms and subsequently no IRQs.

• ENETRG: External Event Trigger Enable

- 0: The external event has no effect on the counter and its clock.
- 1: The external event resets the counter and starts the counter clock.

Note: Whatever the value programmed in ENETRG, the selected external event only controls the TIOA output and TIOB if not used as input (trigger event input or other input used).

• WAVSEL: Waveform Selection

Value	Name	Description
0	UP	UP mode without automatic trigger on RC Compare
1	UPDOWN	UPDOWN mode without automatic trigger on RC Compare
2	UP_RC	UP mode with automatic trigger on RC Compare
3	UPDOWN_RC	UPDOWN mode with automatic trigger on RC Compare

WAVE: Waveform Mode

- 0: Waveform Mode is disabled (Capture Mode is enabled).
- 1: Waveform Mode is enabled.



• ACPA: RA Compare Effect on TIOA

Value	Name	Description
0	NONE	None
1	SET	Set
2	CLEAR	Clear
3	TOGGLE	Toggle

• ACPC: RC Compare Effect on TIOA

Value	Name	Description
0	NONE	None
1	SET	Set
2	CLEAR	Clear
3	TOGGLE	Toggle

• AEEVT: External Event Effect on TIOA

Value	Name	Description
0	NONE	None
1	SET	Set
2	CLEAR	Clear
3	TOGGLE	Toggle

• ASWTRG: Software Trigger Effect on TIOA

Value	Name	Description
0	NONE	None
1	SET	Set
2	CLEAR	Clear
3	TOGGLE	Toggle

• BCPB: RB Compare Effect on TIOB

Value	Name	Description
0	NONE	None
1	SET	Set
2	CLEAR	Clear
3	TOGGLE	Toggle

• BCPC: RC Compare Effect on TIOB

Value	Name	Description
0	NONE	None
1	SET	Set
2	CLEAR	Clear
3	TOGGLE	Toggle



• BEEVT: External Event Effect on TIOB

Value	Name	Description
0	NONE	None
1	SET	Set
2	CLEAR	Clear
3	TOGGLE	Toggle

• BSWTRG: Software Trigger Effect on TIOB

Value	Name	Description
0	NONE	None
1	SET	Set
2	CLEAR	Clear
3	TOGGLE	Toggle

37.7.4 TC Stepper Motor Mode Register

Name: TC_SMMRx [x=0..2]

Address: 0x40010008 (0)[0], 0x40010048 (0)[1], 0x40010088 (0)[2]

0x40014008 (1)[0], 0x40014048 (1)[1], 0x40014088 (1)[2]

Access: Read/Write

31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
_	_	_	_	_	_	ľ	_
7	6	5	4	3	2	1	0
_	_	_	_	_	_	DOWN	GCEN

This register can only be written if the WPEN bit is cleared in the TC Write Protection Mode Register.

• GCEN: Gray Count Enable

0: TIOAx [x=0..2] and TIOBx [x=0..2] are driven by internal counter of channel x.

1: TIOAx [x=0..2] and TIOBx [x=0..2] are driven by a 2-bit gray counter.

• DOWN: DOWN Count

0: Up counter.

1: Down counter.



37.7.5 TC Counter Value Register

Name: TC_CVx [x=0..2]

Address: 0x40010010 (0)[0], 0x40010050 (0)[1], 0x40010090 (0)[2]

0x40014010 (1)[0], 0x40014050 (1)[1], 0x40014090 (1)[2]

Access: Read-only

31	30	29	28	27	26	25	24		
	CV								
23	22	21	20	19	18	17	16		
	CV								
15	14	13	12	11	10	9	8		
	CV								
7	6	5	4	3	2	1	0		
			C	:V					

• CV: Counter Value

CV contains the counter value in real time.

37.7.6 TC Register A

Name: TC_RAx [x=0..2]

Address: 0x40010014 (0)[0], 0x40010054 (0)[1], 0x40010094 (0)[2]

0x40014014 (1)[0], 0x40014054 (1)[1], 0x40014094 (1)[2]

Access: Read-only if WAVE = 0, Read/Write if WAVE = 1

31	30	29	28	27	26	25	24			
	RA									
23	22	21	20	19	18	17	16			
	RA									
15	14	13	12	11	10	9	8			
	RA									
7	6	5	4	3	2	1	0			
	RA									

This register can only be written if the WPEN bit is cleared in the TC Write Protection Mode Register.

• RA: Register A

RA contains the Register A value in real time.



37.7.7 TC Register B

Name: TC_RBx [x=0..2]

Address: 0x40010018 (0)[0], 0x40010058 (0)[1], 0x40010098 (0)[2]

0x40014018 (1)[0], 0x40014058 (1)[1], 0x40014098 (1)[2]

Access: Read-only if WAVE = 0, Read/Write if WAVE = 1

31	30	29	28	27	26	25	24			
	RB									
23	22	21	20	19	18	17	16			
	RB									
15	14	13	12	11	10	9	8			
	RB									
7	6	5	4	3	2	1	0			
	RB									

This register can only be written if the WPEN bit is cleared in the TC Write Protection Mode Register.

• RB: Register B

RB contains the Register B value in real time.

37.7.8 TC Register C

Name: TC_RCx [x=0..2]

Address: 0x4001001C (0)[0], 0x4001005C (0)[1], 0x4001009C (0)[2]

0x4001401C (1)[0], 0x4001405C (1)[1], 0x4001409C (1)[2]

Access: Read/Write

31	30	29	28	27	26	25	24			
	RC									
23	22	21	20	19	18	17	16			
	RC									
15	14	13	12	11	10	9	8			
	RC									
7	6	5	4	3	2	1	0			
	RC									

This register can only be written if the WPEN bit is cleared in the TC Write Protection Mode Register.

• RC: Register C

RC contains the Register C value in real time.



37.7.9 TC Status Register

Name: $TC_SRx[x=0..2]$

Address: 0x40010020 (0)[0], 0x40010060 (0)[1], 0x400100A0 (0)[2]

0x40014020 (1)[0], 0x40014060 (1)[1], 0x400140A0 (1)[2]

Access: Read-only

31	30	29	28	27	26	25	24
_	-	_	_	_	_		_
23	22	21	20	19	18	17	16
_	-	_	_	_	MTIOB	MTIOA	CLKSTA
15	14	13	12	11	10	9	8
_	_	_	_	_	_	_	_
7	6	5	4	3	2	1	0
ETRGS	LDRBS	LDRAS	CPCS	CPBS	CPAS	LOVRS	COVFS

COVFS: Counter Overflow Status

0: No counter overflow has occurred since the last read of the Status Register.

1: A counter overflow has occurred since the last read of the Status Register.

• LOVRS: Load Overrun Status

0: Load overrun has not occurred since the last read of the Status Register or WAVE = 1.

1: RA or RB have been loaded at least twice without any read of the corresponding register since the last read of the Status Register, if WAVE = 0.

CPAS: RA Compare Status

0: RA Compare has not occurred since the last read of the Status Register or WAVE = 0.

1: RA Compare has occurred since the last read of the Status Register, if WAVE = 1.

· CPBS: RB Compare Status

0: RB Compare has not occurred since the last read of the Status Register or WAVE = 0.

1: RB Compare has occurred since the last read of the Status Register, if WAVE = 1.

CPCS: RC Compare Status

0: RC Compare has not occurred since the last read of the Status Register.

1: RC Compare has occurred since the last read of the Status Register.

LDRAS: RA Loading Status

0: RA Load has not occurred since the last read of the Status Register or WAVE = 1.

1: RA Load has occurred since the last read of the Status Register, if WAVE = 0.

. LDRBS: RB Loading Status

0: RB Load has not occurred since the last read of the Status Register or WAVE = 1.

1: RB Load has occurred since the last read of the Status Register, if WAVE = 0.

• ETRGS: External Trigger Status

- 0: External trigger has not occurred since the last read of the Status Register.
- 1: External trigger has occurred since the last read of the Status Register.

CLKSTA: Clock Enabling Status

- 0: Clock is disabled.
- 1: Clock is enabled.

• MTIOA: TIOA Mirror

- 0: TIOA is low. If WAVE = 0, this means that TIOA pin is low. If WAVE = 1, this means that TIOA is driven low.
- 1: TIOA is high. If WAVE = 0, this means that TIOA pin is high. If WAVE = 1, this means that TIOA is driven high.

• MTIOB: TIOB Mirror

- 0: TIOB is low. If WAVE = 0, this means that TIOB pin is low. If WAVE = 1, this means that TIOB is driven low.
- 1: TIOB is high. If WAVE = 0, this means that TIOB pin is high. If WAVE = 1, this means that TIOB is driven high.



37.7.10 TC Interrupt Enable Register

Name: TC_IERx [x=0..2]

Address: 0x40010024 (0)[0], 0x40010064 (0)[1], 0x400100A4 (0)[2]

0x40014024 (1)[0], 0x40014064 (1)[1], 0x400140A4 (1)[2]

Access: Write-only

31	30	29	28	27	26	25	24
_	_	_	_	_	_	-	_
23	22	21	20	19	18	17	16
_	_	_	_			1	_
15	14	13	12	11	10	9	8
_	_	_	-			ı	_
7	6	5	4	3	2	1	0
ETRGS	LDRBS	LDRAS	CPCS	CPBS	CPAS	LOVRS	COVFS

COVFS: Counter Overflow

0: No effect.

1: Enables the Counter Overflow Interrupt.

• LOVRS: Load Overrun

0: No effect.

1: Enables the Load Overrun Interrupt.

• CPAS: RA Compare

0: No effect.

1: Enables the RA Compare Interrupt.

• CPBS: RB Compare

0: No effect.

1: Enables the RB Compare Interrupt.

• CPCS: RC Compare

0: No effect.

1: Enables the RC Compare Interrupt.

• LDRAS: RA Loading

0: No effect.

1: Enables the RA Load Interrupt.

• LDRBS: RB Loading

0: No effect.

1: Enables the RB Load Interrupt.

- ETRGS: External Trigger
- 0: No effect.
- 1: Enables the External Trigger Interrupt.



37.7.11 TC Interrupt Disable Register

Name: $TC_IDRx[x=0..2]$

Address: 0x40010028 (0)[0], 0x40010068 (0)[1], 0x400100A8 (0)[2]

0x40014028 (1)[0], 0x40014068 (1)[1], 0x400140A8 (1)[2]

Access: Write-only

31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
_	-	_	_	-	-	_	_
7	6	5	4	3	2	1	0
ETRGS	LDRBS	LDRAS	CPCS	CPBS	CPAS	LOVRS	COVFS

COVFS: Counter Overflow

0: No effect.

1: Disables the Counter Overflow Interrupt.

• LOVRS: Load Overrun

0: No effect.

1: Disables the Load Overrun Interrupt (if WAVE = 0).

• CPAS: RA Compare

0: No effect.

1: Disables the RA Compare Interrupt (if WAVE = 1).

CPBS: RB Compare

0: No effect.

1: Disables the RB Compare Interrupt (if WAVE = 1).

• CPCS: RC Compare

0: No effect.

1: Disables the RC Compare Interrupt.

• LDRAS: RA Loading

0: No effect.

1: Disables the RA Load Interrupt (if WAVE = 0).

• LDRBS: RB Loading

0: No effect.

1: Disables the RB Load Interrupt (if WAVE = 0).

- ETRGS: External Trigger
- 0: No effect.
- 1: Disables the External Trigger Interrupt.



37.7.12 TC Interrupt Mask Register

Name: $TC_IMRx[x=0..2]$

Address: 0x4001002C (0)[0], 0x4001006C (0)[1], 0x400100AC (0)[2]

0x4001402C (1)[0], 0x4001406C (1)[1], 0x400140AC (1)[2]

Access: Read-only

31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
_	-	_	_	-	-	_	_
7	6	5	4	3	2	1	0
ETRGS	LDRBS	LDRAS	CPCS	CPBS	CPAS	LOVRS	COVFS

COVFS: Counter Overflow

0: The Counter Overflow Interrupt is disabled.

1: The Counter Overflow Interrupt is enabled.

LOVRS: Load Overrun

0: The Load Overrun Interrupt is disabled.

1: The Load Overrun Interrupt is enabled.

CPAS: RA Compare

0: The RA Compare Interrupt is disabled.

1: The RA Compare Interrupt is enabled.

• CPBS: RB Compare

0: The RB Compare Interrupt is disabled.

1: The RB Compare Interrupt is enabled.

CPCS: RC Compare

0: The RC Compare Interrupt is disabled.

1: The RC Compare Interrupt is enabled.

LDRAS: RA Loading

0: The Load RA Interrupt is disabled.

1: The Load RA Interrupt is enabled.

· LDRBS: RB Loading

0: The Load RB Interrupt is disabled.

1: The Load RB Interrupt is enabled.

• ETRGS: External Trigger

0: The External Trigger Interrupt is disabled.

1: The External Trigger Interrupt is enabled.



37.7.13 TC Block Control Register

Name: TC_BCR

Address: 0x400100C0 (0), 0x400140C0 (1)

Access: Write-only

31	30	29	28	27	26	25	24
_	-	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
_	_	_	_	_	_	_	_
7	6	5	4	3	2	1	0
_	_	-	-	-	_	_	SYNC

• SYNC: Synchro Command

0: No effect.

^{1:} Asserts the SYNC signal which generates a software trigger simultaneously for each of the channels.

37.7.14 TC Block Mode Register

Name: TC_BMR

Address: 0x400100C4 (0), 0x400140C4 (1)

Access: Read/Write

31	30	29	28	27	26	25	24
_	_	_	-	_	_	MAX	(FILT
23	22	21	20	19	18	17	16
	MAXFILT			FILTER	_	IDXPHB	SWAP
15	14	13	12	11	10	9	8
INVIDX	INVB	INVA	EDGPHA	QDTRANS	SPEEDEN	POSEN	QDEN
7	6	5	4	3	2	1	0
_	1	TC2	XC2S	TC1XC1S TC0XC0 S		S	

This register can only be written if the WPEN bit is cleared in the TC Write Protection Mode Register.

• TC0XC0S: External Clock Signal 0 Selection

Value	Name	Description			
0	TCLK0	Signal connected to XC0: TCLK0			
1	-	Reserved			
2	TIOA1	Signal connected to XC0: TIOA1			
3	TIOA2	Signal connected to XC0: TIOA2			

• TC1XC1S: External Clock Signal 1 Selection

Value	Name	Description
0	TCLK1	Signal connected to XC1: TCLK1
1	-	Reserved
2	TIOA0	Signal connected to XC1: TIOA0
3	TIOA2	Signal connected to XC1: TIOA2

• TC2XC2S: External Clock Signal 2 Selection

Value	Name	Description			
0	TCLK2	Signal connected to XC2: TCLK2			
1	-	Reserved			
2	TIOA0	Signal connected to XC2: TIOA0			
3	TIOA1	Signal connected to XC2: TIOA1			



QDEN: Quadrature Decoder ENabled

0: Disabled.

1: Enables the quadrature decoder logic (filter, edge detection and quadrature decoding).

Quadrature decoding (direction change) can be disabled using QDTRANS bit.

One of the POSEN or SPEEDEN bits must be also enabled.

POSEN: POSition ENabled

0: Disable position.

1: Enables the position measure on channel 0 and 1.

SPEEDEN: SPEED ENabled

0: Disabled.

1: Enables the speed measure on channel 0, the time base being provided by channel 2.

• QDTRANS: Quadrature Decoding TRANSparent

0: Full quadrature decoding logic is active (direction change detected).

1: Quadrature decoding logic is inactive (direction change inactive) but input filtering and edge detection are performed.

. EDGPHA: EDGe on PHA count mode

0: Edges are detected on PHA only.

1: Edges are detected on both PHA and PHB.

INVA: INVerted phA

0: PHA (TIOA0) is directly driving quadrature decoder logic.

1: PHA is inverted before driving quadrature decoder logic.

• INVB: INVerted phB

0: PHB (TIOB0) is directly driving quadrature decoder logic.

1: PHB is inverted before driving quadrature decoder logic.

SWAP: SWAP PHA and PHB

0: No swap between PHA and PHB.

1: Swap PHA and PHB internally, prior to driving quadrature decoder logic.

INVIDX: INVerted InDeX

0: IDX (TIOA1) is directly driving quadrature logic.

1: IDX is inverted before driving quadrature logic.

• IDXPHB: InDeX pin is PHB pin

0: IDX pin of the rotary sensor must drive TIOA1.

1: IDX pin of the rotary sensor must drive TIOB0.

• FILTER: Glitch Filter

0: IDX,PHA, PHB input pins are not filtered.

1: IDX,PHA, PHB input pins are filtered using MAXFILT value.



• MAXFILT: MAXimum FILTer

1.. 63: Defines the filtering capabilities.

Pulses with a period shorter than MAXFILT+1 MCK clock cycles are discarded.



37.7.15 TC QDEC Interrupt Enable Register

Name: TC_QIER

Address: 0x400100C8 (0), 0x400140C8 (1)

Access: Write-only

31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
_	_	_	-			ı	_
7	6	5	4	3	2	1	0
_	_	_	1	-	QERR	DIRCHG	IDX

• IDX: InDeX

0: No effect.

1: Enables the interrupt when a rising edge occurs on IDX input.

• DIRCHG: DIRection CHanGe

0: No effect.

1: Enables the interrupt when a change on rotation direction is detected.

• QERR: Quadrature ERRor

0: No effect.

876

1: Enables the interrupt when a quadrature error occurs on PHA,PHB.

37.7.16 TC QDEC Interrupt Disable Register

Name: TC_QIDR

Address: 0x400100CC (0), 0x400140CC (1)

Access: Write-only

31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	_	_	-	-	-	_
15	14	13	12	11	10	9	8
_	_	_	_	-	-	-	_
7	6	5	4	3	2	1	0
_	-	-	-	_	QERR	DIRCHG	IDX

• IDX: InDeX

0: No effect.

1: Disables the interrupt when a rising edge occurs on IDX input.

• DIRCHG: DIRection CHanGe

0: No effect.

1: Disables the interrupt when a change on rotation direction is detected.

• QERR: Quadrature ERRor

0: No effect.

1: Disables the interrupt when a quadrature error occurs on PHA, PHB.



37.7.17 TC QDEC Interrupt Mask Register

Name: TC_QIMR

Address: 0x400100D0 (0), 0x400140D0 (1)

Access: Read-only

31	30	29	28	27	26	25	24
_	_	_	_	_	_	-	_
23	22	21	20	19	18	17	16
_	_	_	-	-		ı	_
15	14	13	12	11	10	9	8
_	_	_	-	-		ı	_
7	6	5	4	3	2	1	0
_	-	-	-	-	QERR	DIRCHG	IDX

• IDX: InDeX

0: The interrupt on IDX input is disabled.

1: The interrupt on IDX input is enabled.

• DIRCHG: DIRection CHanGe

0: The interrupt on rotation direction change is disabled.

1: The interrupt on rotation direction change is enabled.

• QERR: Quadrature ERRor

0: The interrupt on quadrature error is disabled.

1: The interrupt on quadrature error is enabled.

37.7.18 TC QDEC Interrupt Status Register

Name: TC_QISR

Address: 0x400100D4 (0), 0x400140D4 (1)

Access: Read-only

31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	_	-	-		ı	_
15	14	13	12	11	10	9	8
_	_	_	ı	ı	-	ı	DIR
7	6	5	4	3	2	1	0
_	-	-	-	-	QERR	DIRCHG	IDX

• IDX: InDeX

0: No Index input change since the last read of TC_QISR.

1: The IDX input has changed since the last read of TC_QISR.

• DIRCHG: DIRection CHanGe

0: No change on rotation direction since the last read of TC_QISR.

1: The rotation direction changed since the last read of TC_QISR.

• QERR: Quadrature ERRor

0: No quadrature error since the last read of TC_QISR.

1: A quadrature error occurred since the last read of TC_QISR.

• DIR: DIRection

Returns an image of the actual rotation direction.



37.7.19 TC Fault Mode Register

Name: TC_FMR

Address: 0x400100D8 (0), 0x400140D8 (1)

Access: Read/Write

31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
_	_	_	_	_	_	_	_
7	6	5	4	3	2	1	0
_	_	_	_	-	_	ENCF1	ENCF0

This register can only be written if the WPEN bit is cleared in the TC Write Protection Mode Register.

• ENCF0: ENable Compare Fault Channel 0

0: Disables the FAULT output source (CPCS flag) from channel 0.

1: Enables the FAULT output source (CPCS flag) from channel 0.

• ENCF1: ENable Compare Fault Channel 1

880

0: Disables the FAULT output source (CPCS flag) from channel 1.

1: Enables the FAULT output source (CPCS flag) from channel 1.

37.7.20 TC Write Protection Mode Register

Name: TC_WPMR

Address: 0x400100E4 (0), 0x400140E4 (1)

Access: Read/Write

31	30	29	28	27	26	25	24
			WP	KEY			
23	22	21	20	19	18	17	16
			WP	KEY			
15	14	13	12	11	10	9	8
			WP	KEY			
7	6	5	4	3	2	1	0
_	_	_	-	_	_	-	WPEN

• WPEN: Write Protect Enable

0: Disables the Write Protect if WPKEY corresponds to 0x54494D ("TIM" in ASCII).

1: Enables the Write Protect if WPKEY corresponds to 0x54494D ("TIM" in ASCII).

See Section 37.6.16 "Register Write Protection" for list of write-protected registers.

• WPKEY: Write Protect KEY

Value	Name	Description		
0.454404D		Writing any other value in this field aborts the write operation of the WPEN bit.		
0x54494D	PASSWD	Always reads as 0.		



38. High Speed MultiMedia Card Interface (HSMCI)

38.1 Description

The High Speed Multimedia Card Interface (HSMCI) supports the MultiMedia Card (MMC) Specification V4.3, the SD Memory Card Specification V2.0, the SDIO V2.0 specification and CE-ATA V1.1.

The HSMCI includes a command register, response registers, data registers, timeout counters and error detection logic that automatically handle the transmission of commands and, when required, the reception of the associated responses and data with a limited processor overhead.

The HSMCI supports stream, block and multi block data read and write, and is compatible with the Peripheral DMA Controller (PDC) Channels, minimizing processor intervention for large buffer transfers.

The HSMCI operates at a rate of up to Master Clock divided by 2 and supports the interfacing of 1 slot(s). Each slot may be used to interface with a High Speed MultiMedia Card bus (up to 30 Cards) or with an SD Memory Card. Only one slot can be selected at a time (slots are multiplexed). A bit field in the SD Card Register performs this selection.

The SD Memory Card communication is based on a 9-pin interface (clock, command, four data and three power lines) and the High Speed MultiMedia Card on a 7-pin interface (clock, command, one data, three power lines and one reserved for future use).

The SD Memory Card interface also supports High Speed MultiMedia Card operations. The main differences between SD and High Speed MultiMedia Cards are the initialization process and the bus topology.

HSMCI fully supports CE-ATA Revision 1.1, built on the MMC System Specification v4.0. The module includes dedicated hardware to issue the command completion signal and capture the host command completion signal disable.


38.2 Embedded Characteristics

- Compatible with MultiMedia Card Specification Version 4.3
- Compatible with SD Memory Card Specification Version 2.0
- Compatible with SDIO Specification Version 2.0
- Compatible with CE-ATA Specification 1.1
- Cards Clock Rate Up to Master Clock Divided by 2
- Boot Operation Mode Support
- High Speed Mode Support
- Embedded Power Management to Slow Down Clock Rate When Not Used
- Supports 1 Multiplexed Slot(s)
 - Each Slot for either a High Speed MultiMedia Card Bus (Up to 30 Cards) or an SD Memory Card
- Support for Stream, Block and Multi-block Data Read and Write
- Supports Connection to Peripheral DMA Controller (PDC)
 - Minimizes Processor Intervention for Large Buffer Transfers
- Built in FIFO (from 16 to 256 bytes) with Large Memory Aperture Supporting Incremental Access
- Support for CE-ATA Completion Signal Disable Command
- Protection Against Unexpected Modification On-the-Fly of the Configuration Registers



38.3 Block Diagram

Figure 38-1. Block Diagram (4-bit configuration)




Note: 1. When several HSMCI (x HSMCI) are embedded in a product, MCCK refers to HSMCIx_CK, MCCDA to HSMCIx_CDA, MCDAy to HSMCIx_DAy.



38.4 Application Block Diagram

Figure 38-2. Application Block Diagram



38.5 Pin Name List

Table 38-1. I/O Lines Description for 4-bit Configuration

Pin Name ⁽¹⁾	Pin Description	Type ⁽²⁾	Comments
MCCDA	Command/response	I/O/PP/OD	CMD of an MMC or SDCard/SDIO
MCCK	Clock	I/O	CLK of an MMC or SD Card/SDIO
MCDA0 - MCDA3	Data 03 of Slot A	I/O/PP	DAT[03] of an MMC
			DAT[03] of an SD Card/SDIO

Notes: 1. When several HSMCI (x HSMCI) are embedded in a product, MCCK refers to HSMCIx_CK, MCCDA to HSMCIx_CDA, MCDAy to HSMCIx_DAy.

2. I: Input, O: Output, PP: Push/Pull, OD: Open Drain.

38.6 Product Dependencies

38.6.1 I/O Lines

The pins used for interfacing the High Speed MultiMedia Cards or SD Cards are multiplexed with PIO lines. The programmer must first program the PIO controllers to assign the peripheral functions to HSMCI pins.

Table 38-2. I/O Lines

Instance	Signal	I/O Line	Peripheral
HSMCI	MCCDA	PA28	С
HSMCI	MCCK	PA29	С
HSMCI	MCDA0	PA30	С
HSMCI	MCDA1	PA31	С
HSMCI	MCDA2	PA26	С
HSMCI	MCDA3	PA27	С

38.6.2 Power Management

The HSMCI is clocked through the Power Management Controller (PMC), so the programmer must first configure the PMC to enable the HSMCI clock.

38.6.3 Interrupt

The HSMCI interface has an interrupt line connected to the interrupt controller.


Handling the HSMCI interrupt requires programming the interrupt controller before configuring the HSMCI.

Table 38-3. Peripheral IDs

Instance	ID
HSMCI	18

38.7 Bus Topology

Figure 38-3. High Speed MultiMedia Memory Card Bus Topology





The High Speed MultiMedia Card communication is based on a 13-pin serial bus interface. It has three communication lines and four supply lines.


Table 38-4. Bus Topology

Pin Number	Name	Type ⁽¹⁾	Description	HSMCI Pin Name ⁽²⁾ (Slot z)
1	DAT[3]	I/O/PP	Data MCDz3	
2	CMD	I/O/PP/OD	Command/response	MCCDz
3	VSS1	S	Supply voltage ground	VSS
4	VDD	S	Supply voltage	VDD
5	CLK	I/O	Clock	МССК
6	VSS2	S	Supply voltage ground	VSS
7	DAT[0]	I/O/PP	Data 0	MCDz0
8	DAT[1]	I/O/PP	Data 1	MCDz1
9	DAT[2]	I/O/PP	Data 2	MCDz2
10	DAT[4]	I/O/PP	Data 4	MCDz4
11	DAT[5]	I/O/PP	Data 5	MCDz5
12	DAT[6]	I/O/PP	Data 6	MCDz6
13	DAT[7]	I/O/PP	Data 7	MCDz7

Notes: 1. I: Input, O: Output, PP: Push/Pull, OD: Open Drain.


2. When several HSMCI (x HSMCI) are embedded in a product, MCCK refers to HSMCIx_CK, MCCDA to HSMCIx_CDA, MCDAy to HSMCIx_DAy.

Figure 38-4. MMC Bus Connections (One Slot)



Note: When several HSMCI (x HSMCI) are embedded in a product, MCCK refers to HSMCIx_CK, MCCDA to HSMCIx_CDA MCDAy to HSMCIx_DAy.

Figure 38-5. SD Memory Card Bus Topology



The SD Memory Card bus includes the signals listed in Table 38-5.


Table 38-5. SD Memory Card Bus Signals

Pin Number	Name	Type ⁽¹⁾	Description	HSMCI Pin Name ⁽²⁾ (Slot z)
1	CD/DAT[3]	I/O/PP	Card detect/ Data line Bit 3	MCDz3
2	CMD	PP	Command/response	MCCDz
3	VSS1	S	Supply voltage ground	VSS
4	VDD	S	Supply voltage	VDD
5	CLK	I/O	Clock	MCCK
6	VSS2	S	Supply voltage ground	VSS
7	DAT[0]	I/O/PP	Data line Bit 0	MCDz0
8	DAT[1]	I/O/PP	Data line Bit 1 or Interrupt	MCDz1
9	DAT[2]	I/O/PP	Data line Bit 2	MCDz2

Notes:

- 1. I: input, O: output, PP: Push Pull, OD: Open Drain.
- When several HSMCI (x HSMCI) are embedded in a product, MCCK refers to HSMCIx_CK, MCCDA to HSMCIx_CDA, MCDAy to HSMCIx_DAy.

Figure 38-6. SD Card Bus Connections with One Slot



Note: When several HSMCI (x HSMCI) are embedded in a product, MCCK refers to HSMCIx_CK, MCCDA to HSMCIx_CDA MCDAy to HSMCIx_DAy.

When the HSMCI is configured to operate with SD memory cards, the width of the data bus can be selected in the HSMCI_SDCR. Clearing the SDCBUS bit in this register means that the width is one bit; setting it means that the width is four bits. In the case of High Speed MultiMedia cards, only the data line 0 is used. The other data lines can be used as independent PIOs.



38.8 High Speed MultiMedia Card Operations

After a power-on reset, the cards are initialized by a special message-based High Speed MultiMedia Card bus protocol. Each message is represented by one of the following tokens:

- Command—A command is a token that starts an operation. A command is sent from the host either to a single card (addressed command) or to all connected cards (broadcast command). A command is transferred serially on the CMD line.
- Response—A response is a token which is sent from an addressed card or (synchronously) from all
 connected cards to the host as an answer to a previously received command. A response is transferred
 serially on the CMD line.
- Data—Data can be transferred from the card to the host or vice versa. Data is transferred via the data line.

Card addressing is implemented using a session address assigned during the initialization phase by the bus controller to all currently connected cards. Their unique CID number identifies individual cards.

The structure of commands, responses and data blocks is described in the High Speed MultiMedia Card System Specification. See also Table 38-6 on page 889.

High Speed MultiMedia Card bus data transfers are composed of these tokens.

There are different types of operations. Addressed operations always contain a command and a response token. In addition, some operations have a data token; the others transfer their information directly within the command or response structure. In this case, no data token is present in an operation. The bits on the DAT and the CMD lines are transferred synchronous to the clock HSMCI clock.

Two types of data transfer commands are defined:

- Sequential commands—These commands initiate a continuous data stream. They are terminated only when a stop command follows on the CMD line. This mode reduces the command overhead to an absolute minimum.
- Block-oriented commands—These commands send a data block succeeded by CRC bits.

Both read and write operations allow either single or multiple block transmission. A multiple block transmission is terminated when a stop command follows on the CMD line similarly to the sequential read or when a multiple block transmission has a pre-defined block count (See "Data Transfer Operation" on page 891.).

The HSMCI provides a set of registers to perform the entire range of High Speed MultiMedia Card operations.

38.8.1 Command - Response Operation

After reset, the HSMCI is disabled and becomes valid after setting the MCIEN bit in the HSMCI_CR.

The PWSEN bit saves power by dividing the HSMCI clock by 2^{PWSDIV} + 1 when the bus is inactive.

The two bits, RDPROOF and WRPROOF in the HSMCI Mode Register (HSMCI_MR) allow stopping the HSMCI clock during read or write access if the internal FIFO is full. This will guarantee data integrity, not bandwidth.

All the timings for High Speed MultiMedia Card are defined in the High Speed MultiMedia Card System Specification.

The two bus modes (open drain and push/pull) needed to process all the operations are defined in the HSMCI Command Register (HSMCI_CMDR). The HSMCI_CMDR allows a command to be carried out.

For example, to perform an ALL_SEND_CID command:

	Host Command			N _{ID} Cycles			Response		High Impedance State					
CMD	S	Т	Content	CRC	Е	Z	*****	Z	S	Т	CID Content	Z	Z	Z



The command ALL_SEND_CID and the fields and values for the HSMCI_CMDR are described in Table 38-6 and Table 38-7.

Table 38-6. ALL_SEND_CID Command Description

CMD Index	Туре	Argument	Response	Abbreviation	Command Description
CMD2	bcr ⁽¹⁾	[31:0] stuff bits	R2	ALL_SEND_CID	Asks all cards to send their CID numbers on the CMD line

Note: 1. bcr means broadcast command with response.

Table 38-7. Fields and Values for HSMCI_CMDR Command Register

Field	Value
CMDNB (command number)	2 (CMD2)
RSPTYP (response type)	2 (R2: 136 bits response)
SPCMD (special command)	0 (not a special command)
OPCMD (open drain command)	1
MAXLAT (max latency for command to response)	0 (NID cycles ==> 5 cycles)
TRCMD (transfer command)	0 (No transfer)
TRDIR (transfer direction)	X (available only in transfer command)
TRTYP (transfer type)	X (available only in transfer command)
IOSPCMD (SDIO special command)	0 (not a special command)

The HSMCI_ARGR contains the argument field of the command.

To send a command, the user must perform the following steps:

- Fill the argument register (HSMCI_ARGR) with the command argument.
- Set the command register (HSMCI_CMDR) (see Table 38-7).

The command is sent immediately after writing the command register.


While the card maintains a busy indication (at the end of a STOP_TRANSMISSION command CMD12, for example), a new command shall not be sent. The NOTBUSY flag in the Status Register (HSMCI_SR) is asserted when the card releases the busy indication.

If the command requires a response, it can be read in the HSMCI Response Register (HSMCI_RSPR). The response size can be from 48 bits up to 136 bits depending on the command. The HSMCI embeds an error detection to prevent any corrupted data during the transfer.

The following flowchart shows how to send a command to the card and read the response if needed. In this example, the status register bits are polled but setting the appropriate bits in the Interrupt Enable Register (HSMCI_IER) allows using an interrupt method.



Figure 38-7. Command/Response Functional Flow Diagram



Note: 1. If the command is SEND_OP_COND, the CRC error flag is always present (refer to R3 response in the High Speed MultiMedia Card specification).

38.8.2 Data Transfer Operation

The High Speed MultiMedia Card allows several read/write operations (single block, multiple blocks, stream, etc.). These kinds of transfer can be selected setting the Transfer Type (TRTYP) field in the HSMCI Command Register (HSMCI_CMDR).

These operations can be done using the features of the Peripheral DMA Controller (PDC). If the PDCMODE bit is set in HSMCI MR, then all reads and writes use the PDC facilities.

In all cases, the block length (BLKLEN field) must be defined either in the Mode Register (HSMCI_MR), or in the Block Register (HSMCI_BLKR). This field determines the size of the data block.

Consequent to MMC Specification 3.1, two types of multiple block read (or write) transactions are defined (the host can use either one at any time):


- Open-ended/Infinite Multiple block read (or write):
 The number of blocks for the read (or write) multiple block operation is not defined. The card will continuously transfer (or program) data blocks until a stop transmission command is received.
- Multiple block read (or write) with pre-defined block count (since version 3.1 and higher): The card will transfer (or program) the requested number of data blocks and terminate the transaction. The stop command is not required at the end of this type of multiple block read (or write), unless terminated with an error. In order to start a multiple block read (or write) with pre-defined block count, the host must correctly program the HSMCI Block Register (HSMCI_BLKR). Otherwise the card will start an open-ended multiple block read. The BCNT field of the HSMCI_BLKR defines the number of blocks to transfer (from 1 to 65535 blocks). Programming the value 0 in the BCNT field corresponds to an infinite block transfer.

38.8.3 Read Operation

The following flowchart (see Figure 38-8) shows how to read a single block with or without use of PDC facilities. In this example, a polling method is used to wait for the end of read. Similarly, the user can configure the Interrupt Enable Register (HSMCI_IER) to trigger an interrupt at the end of read.



Figure 38-8. Read Functional Flow Diagram



Note: 1. It is assumed that this command has been correctly sent (see Figure 38-7).

38.8.4 Write Operation


In write operation, the HSMCI Mode Register (HSMCI_MR) is used to define the padding value when writing non-multiple block size. If the bit PADV is 0, then 0x00 value is used when padding data, otherwise 0xFF is used.

If set, the bit PDCMODE enables PDC transfer.

The following flowchart (Figure 38-9) shows how to write a single block with or without use of PDC facilities. Polling or interrupt method can be used to wait for the end of write according to the contents of the Interrupt Mask Register (HSMCI_IMR).




Figure 38-9. Write Functional Flow Diagram



Note: 1. It is assumed that this command has been correctly sent (see Figure 38-7).

The following flowchart (Figure 38-10) shows how to manage a multiple write block transfer with the PDC. Polling or interrupt method can be used to wait for the end of write according to the contents of the Interrupt Mask Register (HSMCI_IMR).

Figure 38-10. Multiple Write Functional Flow Diagram



Note: 1. It is assumed that this command has been correctly sent (see Figure 38-7).



38.9 SD/SDIO Card Operation

The High Speed MultiMedia Card Interface allows processing of SD Memory (Secure Digital Memory Card) and SDIO (SD Input Output) Card commands.

SD/SDIO cards are based on the MultiMedia Card (MMC) format, but are physically slightly thicker and feature higher data transfer rates, a lock switch on the side to prevent accidental overwriting and security features. The physical form factor, pin assignment and data transfer protocol are forward-compatible with the High Speed MultiMedia Card with some additions. SD slots can actually be used for more than flash memory cards. Devices that support SDIO can use small devices designed for the SD form factor, such as GPS receivers, Wi-Fi or Bluetooth adapters, modems, barcode readers, IrDA adapters, FM radio tuners, RFID readers, digital cameras and more.

SD/SDIO is covered by numerous patents and trademarks, and licensing is only available through the Secure Digital Card Association.

The SD/SDIO Card communication is based on a 9-pin interface (Clock, Command, 4 x Data and 3 x Power lines). The communication protocol is defined as a part of this specification. The main difference between the SD/SDIO Card and the High Speed MultiMedia Card is the initialization process.

The SD/SDIO Card Register (HSMCI_SDCR) allows selection of the Card Slot and the data bus width.

The SD/SDIO Card bus allows dynamic configuration of the number of data lines. After power up, by default, the SD/SDIO Card uses only DAT0 for data transfer. After initialization, the host can change the bus width (number of active data lines).

38.9.1 SDIO Data Transfer Type

SDIO cards may transfer data in either a multi-byte (1 to 512 bytes) or an optional block format (1 to 511 blocks), while the SD memory cards are fixed in the block transfer mode. The TRTYP field in the HSMCI Command Register (HSMCI_CMDR) allows to choose between SDIO Byte or SDIO Block transfer.

The number of bytes/blocks to transfer is set through the BCNT field in the HSMCI Block Register (HSMCI_BLKR). In SDIO Block mode, the field BLKLEN must be set to the data block size while this field is not used in SDIO Byte mode.

An SDIO Card can have multiple I/O or combined I/O and memory (called Combo Card). Within a multi-function SDIO or a Combo card, there are multiple devices (I/O and memory) that share access to the SD bus. In order to allow the sharing of access to the host among multiple devices, SDIO and combo cards can implement the optional concept of suspend/resume (Refer to the SDIO Specification for more details). To send a suspend or a resume command, the host must set the SDIO Special Command field (IOSPCMD) in the HSMCI Command Register.

38.9.2 SDIO Interrupts

Each function within an SDIO or Combo card may implement interrupts (Refer to the SDIO Specification for more details). In order to allow the SDIO card to interrupt the host, an interrupt function is added to a pin on the DAT[1] line to signal the card's interrupt to the host. An SDIO interrupt on each slot can be enabled through the HSMCI Interrupt Enable Register. The SDIO interrupt is sampled regardless of the currently selected slot.



38.10 CE-ATA Operation

CE-ATA maps the streamlined ATA command set onto the MMC interface. The ATA task file is mapped onto MMC register space.

CE-ATA utilizes five MMC commands:

- GO_IDLE_STATE (CMD0): used for hard reset.
- STOP TRANSMISSION (CMD12): causes the ATA command currently executing to be aborted.
- FAST IO (CMD39): Used for single register access to the ATA taskfile registers, 8 bit access only.
- RW_MULTIPLE_REGISTERS (CMD60): used to issue an ATA command or to access the control/status registers.
- RW_MULTIPLE_BLOCK (CMD61): used to transfer data for an ATA command.

CE-ATA utilizes the same MMC command sequences for initialization as traditional MMC devices.

38.10.1 Executing an ATA Polling Command

- 1. Issue READ_DMA_EXT with RW_MULTIPLE_REGISTER (CMD60) for 8kB of DATA.
- 2. Read the ATA status register until DRQ is set.
- 3. Issue RW_MULTIPLE_BLOCK (CMD61) to transfer DATA.
- 4. Read the ATA status register until DRQ && BSY are set to 0.

38.10.2 Executing an ATA Interrupt Command

- 1. Issue READ_DMA_EXT with RW_MULTIPLE_REGISTER (CMD60) for 8kB of DATA with nIEN field set to zero to enable the command completion signal in the device.
- 2. Issue RW MULTIPLE BLOCK (CMD61) to transfer DATA.
- 3. Wait for Completion Signal Received Interrupt.

38.10.3 Aborting an ATA Command

If the host needs to abort an ATA command prior to the completion signal it must send a special command to avoid potential collision on the command line. The SPCMD field of the HSMCI_CMDR must be set to 3 to issue the CE-ATA completion Signal Disable Command.

38.10.4 CE-ATA Error Recovery

Several methods of ATA command failure may occur, including:

- No response to an MMC command, such as RW_MULTIPLE_REGISTER (CMD60).
- CRC is invalid for an MMC command or response.
- CRC16 is invalid for an MMC data packet.
- ATA Status register reflects an error by setting the ERR bit to one.
- The command completion signal does not arrive within a host specified time out period.

Error conditions are expected to happen infrequently. Thus, a robust error recovery mechanism may be used for each error event. The recommended error recovery procedure after a timeout is:

- Issue the command completion signal disable if nIEN was cleared to zero and the RW_MULTIPLE_BLOCK (CMD61) response has been received.
- Issue STOP_TRANSMISSION (CMD12) and successfully receive the R1 response.
- Issue a software reset to the CE-ATA device using FAST_IO (CMD39).

If STOP_TRANMISSION (CMD12) is successful, then the device is again ready for ATA commands. However, if the error recovery procedure does not work as expected or there is another timeout, the next step is to issue



GO_IDLE_STATE (CMD0) to the device. GO_IDLE_STATE (CMD0) is a hard reset to the device and completely resets all device states.

Note that after issuing GO_IDLE_STATE (CMD0), all device initialization needs to be completed again. If the CE-ATA device completes all MMC commands correctly but fails the ATA command with the ERR bit set in the ATA Status register, no error recovery action is required. The ATA command itself failed implying that the device could not complete the action requested, however, there was no communication or protocol failure. After the device signals an error by setting the ERR bit to one in the ATA Status register, the host may attempt to retry the command.

38.11 HSMCI Boot Operation Mode

In boot operation mode, the processor can read boot data from the slave (MMC device) by keeping the CMD line low after power-on before issuing CMD1. The data can be read from either the boot area or user area, depending on register setting. As it is not possible to boot directly on SD-CARD, a preliminary boot code must be stored in internal Flash.

38.11.1 Boot Procedure, Processor Mode

- 1. Configure the HSMCI data bus width programming SDCBUS Field in the HSMCI_SDCR. The BOOT_BUS_WIDTH field located in the device Extended CSD register must be set accordingly.
- 2. Set the byte count to 512 bytes and the block count to the desired number of blocks, writing BLKLEN and BCNT fields of the HSMCI BLKR.
- 3. Issue the Boot Operation Request command by writing to the HSMCI_CMDR with SPCMD field set to BOOTREQ, TRDIR set to READ and TRCMD set to "start data transfer".
- 4. The BOOT_ACK field located in the HSMCI_CMDR must be set to one, if the BOOT_ACK field of the MMC device located in the Extended CSD register is set to one.
- 5. Host processor can copy boot data sequentially as soon as the RXRDY flag is asserted.
- 6. When Data transfer is completed, host processor shall terminate the boot stream by writing the HSMCI_CMDR with SPCMD field set to BOOTEND.

38.12 HSMCI Transfer Done Timings

38.12.1 Definition


The XFRDONE flag in the HSMCI_SR indicates exactly when the read or write sequence is finished.

38.12.2 Read Access

During a read access, the XFRDONE flag behaves as shown in Figure 38-11.




Figure 38-11. XFRDONE During a Read Access



38.12.3 Write Access

During a write access, the XFRDONE flag behaves as shown in Figure 38-12.

Figure 38-12. XFRDONE During a Write Access





38.13 Register Write Protection

To prevent any single software error from corrupting HSMCI behavior, certain registers in the address space can be write-protected by setting the WPEN bit in the "HSMCI Write Protection Mode Register" (HSMCI_WPMR).

If a write access to a write-protected register is detected, the WPVS bit in the "HSMCI Write Protection Status Register" (HSMCI_WPSR) is set and the field WPVSRC indicates the register in which the write access has been attempted.

The WPVS bit is automatically cleared after reading the HSMCI_WPSR.

The following registers can be protected:

- "HSMCI Mode Register" on page 903
- "HSMCI Data Timeout Register" on page 905
- "HSMCI SDCard/SDIO Register" on page 906
- "HSMCI Completion Signal Timeout Register" on page 911
- "HSMCI Configuration Register" on page 925



38.14 High Speed MultiMedia Card Interface (HSMCI) User Interface

Table 38-8. Register Mapping

Offset	Register	Name	Access	Reset
0x00	Control Register	HSMCI_CR	Write	_
0x04	Mode Register	HSMCI_MR	Read/Write	0x0
0x08	Data Timeout Register	HSMCI_DTOR	Read/Write	0x0
0x0C	SD/SDIO Card Register	HSMCI_SDCR	Read/Write	0x0
0x10	Argument Register	HSMCI_ARGR	Read/Write	0x0
0x14	Command Register	HSMCI_CMDR	Write-only	_
0x18	Block Register	HSMCI_BLKR	Read/Write	0x0
0x1C	Completion Signal Timeout Register	HSMCI_CSTOR	Read/Write	0x0
0x20	Response Register ⁽¹⁾	HSMCI_RSPR	Read-only	0x0
0x24	Response Register ⁽¹⁾	HSMCI_RSPR	Read-only	0x0
0x28	Response Register ⁽¹⁾	HSMCI_RSPR	Read-only	0x0
0x2C	Response Register ⁽¹⁾	HSMCI_RSPR	Read-only	0x0
0x30	Receive Data Register	HSMCI_RDR	Read-only	0x0
0x34	Transmit Data Register	HSMCI_TDR	Write-only	_
0x38-0x3C	Reserved	_	_	_
0x40	Status Register	HSMCI_SR	Read-only	0xC0E5
0x44	Interrupt Enable Register	HSMCI_IER	Write-only	_
0x48	Interrupt Disable Register	HSMCI_IDR	Write-only	_
0x4C	Interrupt Mask Register	HSMCI_IMR	Read-only	0x0
0x50	Reserved	_	_	_
0x54	Configuration Register	HSMCI_CFG	Read/Write	0x00
0x58-0xE0	Reserved	_	_	_
0xE4	Write Protection Mode Register	HSMCI_WPMR	Read/Write	_
0xE8	Write Protection Status Register	HSMCI_WPSR	Read-only	_
0xEC-0xFC	Reserved	_	_	_
0x100-0x128	Reserved for PDC registers	_	_	_
0x12C-0x1FC	Reserved	_	_	_
0x200	FIFO Memory Aperture0	HSMCI_FIFO0	Read/Write	0x0
0x5FC	FIFO Memory Aperture255	HSMCI FIFO255	Read/Write	0x0

Notes: 1. The Response Register can be read by N accesses at the same HSMCI_RSPR or at consecutive addresses (0x20 to 0x2C). N depends on the size of the response.



38.14.1 HSMCI Control Register

Name: HS MCI_CR
Address: 0x40000000
Access: Write- only

31	30	29	28	27	26	25	24
_	_	_	_	_	_	-	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
_		-	-	-	-	-	_
7	6	5	4	3	2	1	0
SWRST	_	_	-	PWSDIS	PWSEN	MCIDIS	MCIEN

• MCIEN: Multi-Media Interface Enable

0: No effect.

1: Enables the Multi-Media Interface if MCDIS is 0.

• MCIDIS: Multi-Media Interface Disable

0: No effect.

1: Disables the Multi-Media Interface.

• PWSEN: Power Save Mode Enable

0: No effect.

1: Enables the Power Saving Mode if PWSDIS is 0.

<u>Warning:</u> Before enabling this mode, the user must set a value different from 0 in the PWSDIV field (Mode Register, HSMCI_MR).

• PWSDIS: Power Save Mode Disable

0: No effect.

1: Disables the Power Saving Mode.

• SWRST: Software Reset

0: No effect.

1: Resets the HSMCI. A software triggered hardware reset of the HSMCI interface is performed.

38.14.2 HSMCI Mode Register

Name: HS MCI_MR
Address: 0x40000004
Access: Read /Write

Access. Nead	/ VVIILE						
31	30	29	28	27	26	25	24
	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
PDCMODE	PADV	FBYTE	WRPROOF	RDPROOF		PWSDIV	
7	6	5	4	3	2	1	0
	CLKDIV						

This register can only be written if the WPEN bit is cleared in "HSMCI Write Protection Mode Register" on page 926.

• CLKDIV: Clock Divider

High Speed MultiMedia Card Interface clock (MCCK or HSMCI_CK) is Master Clock (MCK) divided by (2*(CLKDIV+1)).

PWSDIV: Power Saving Divider

High Speed MultiMedia Card Interface clock is divided by $2^{(PWSDIV)} + 1$ when entering Power Saving Mode.

<u>Warning:</u> This value must be different from 0 before enabling the Power Save Mode in the HSMCI_CR (HSMCI_PWSEN bit).

RDPROOF: Read Proof Enable

Enabling Read Proof allows to stop the HSMCI Clock during read access if the internal FIFO isfull. This will guarantee data integrity, not bandwidth.

- 0: Disables Read Proof.
- 1: Enables Read Proof.

• WRPROOF: Write Proof Enable

Enabling Write Proof allows to stop the HSMCI Clock during write access if the internal FIFO is full. This will guarantee data integrity, not bandwidth.

- 0: Disables Write Proof.
- 1: Enables Write Proof.

• FBYTE: Force Byte Transfer

Enabling Force Byte Transfer allow byte transfers, so that transfer of blocks with a size different from modulo 4 can be supported.

Warning: BLKLEN value depends on FBYTE.

- 0: Disables Force Byte Transfer.
- 1: Enables Force Byte Transfer.



• PADV: Padding Value

0: 0x00 value is used when padding data in write transfer.

1: 0xFF value is used when padding data in write transfer.

PADV may be only in manual transfer.

• PDCMODE: PDC-oriented Mode

0: Disables PDC transfer

1: Enables PDC transfer. In this case, UNRE and OVRE flags in the HSMCI Status Register (HSMCI_SR) are deactivated after the PDC transfer has been completed.



38.14.3 HSMCI Data Timeout Register

Name: HS MCI_DTOR
Address: 0x40000008
Access: Read /Write

31	30	29	28	27	26	25	24
_	_	-	_	_	_	-	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
_	_	_	_	_			_
7	6	5	4	3	2	1	0
_		DTOMUL			DTO	CYC	

This register can only be written if the WPEN bit is cleared in "HSMCI Write Protection Mode Register" on page 926.

• DTOCYC: Data Timeout Cycle Number

This field determines the maximum number of Master Clock cycles that the HSMCI waits between two data block transfers. It equals (DTOCYC x Multiplier).

• DTOMUL: Data Timeout Multiplier

Multiplier is defined by DTOMUL as shown in the following table:

Value	Name	Description
0	1	DTOCYC
1	16	DTOCYC x 16
2	128	DTOCYC x 128
3	256	DTOCYC x 256
4	1024	DTOCYC x 1024
5	4096	DTOCYC x 4096
6	65536	DTOCYC x 65536
7	1048576	DTOCYC x 1048576

If the data time-out set by DTOCYC and DTOMUL has been exceeded, the Data Time-out Error flag (DTOE) in the HSMCI Status Register (HSMCI_SR) rises.



38.14.4 HSMCI SDCard/SDIO Register

Name: HS MCI_SDCR
Address: 0x4000000C
Access: Read /Write

31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
_	_	_	_	_	-	-	_
7	6	5	4	3	2	1	0
SDC	SDCBUS		-	-	-	SDC	SEL

This register can only be written if the WPEN bit is cleared in "HSMCI Write Protection Mode Register" on page 926.

• SDCSEL: SDCard/SDIO Slot

Value	Name	Description
0	SLOTA	Slot A is selected.
1	SLOTB	-
2	SLOTC	-
3	SLOTD	-

• SDCBUS: SDCard/SDIO Bus Width

Value	Name	Description
0	1	1 bit
1	_	Reserved
2	4	4 bits
3	8	8 bits

38.14.5 HSMCI Argument Register

Name: HS MCI_ARGR
Address: 0x40000010
Access: Read /Write

31	30	29	28	27	26	25	24
			AF	RG			
23	22	21	20	19	18	17	16
			AF	RG			
15	14	13	12	11	10	9	8
			AF	RG			
7	6	5	4	3	2	1	0
			AF	RG			

• ARG: Command Argument



38.14.6 HSMCI Command Register

Name: HS MCI_CMDR
Address: 0x40000014

Access: Write- only

31	30	29	28	27	26	25	24
_	_	_	-	BOOT_ACK	ATACS	IOSF	CMD
23	22	21	20	19	18	17	16
_	_		TRTYP		TRDIR	TRO	CMD
15	14	13	12	11	10	9	8
_	_	_	MAXLAT	OPDCMD		SPCMD	
7	6	5	4	3	2	1	0
RSPTYP				CMD	NB		

This register is write-protected while CMDRDY is 0 in HSMCI_SR. If an Interrupt command is sent, this register is only writable by an interrupt response (field SPCMD). This means that the current command execution cannot be interrupted or modified.

• CMDNB: Command Number

This is the command index.

• RSPTYP: Response Type

Value	Name	Description
0	NORESP	No response
1	48_BIT	48-bit response
2	136_BIT	136-bit response
3	R1B	R1b response type

• SPCMD: Special Command

Value	Name	Description
0	STD	Not a special CMD.
1	INIT	Initialization CMD: 74 clock cycles for initialization sequence.
2	SYNC	Synchronized CMD: Wait for the end of the current data block transfer before sending the pending command.
3	CE_ATA	CE-ATA Completion Signal disable Command. The host cancels the ability for the device to return a command completion signal on the command line.
4	IT_CMD	Interrupt command: Corresponds to the Interrupt Mode (CMD40).
5	IT_RESP	Interrupt response: Corresponds to the Interrupt Mode (CMD40).
6	BOR	Boot Operation Request. Start a boot operation mode, the host processor can read boot data from the MMC device directly.
7	EBO	End Boot Operation. This command allows the host processor to terminate the boot operation mode.



• OPDCMD: Open Drain Command

0 (PUSHPULL): Push pull command.

1 (OPENDRAIN): Open drain command.

• MAXLAT: Max Latency for Command to Response

0 (5): 5-cycle max latency.

1 (64): 64-cycle max latency.

• TRCMD: Transfer Command

Value	Name	Description
0	NO_DATA	No data transfer
1	START_DAT A	Start data transfer
2	STOP_DATA	Stop data transfer
3	_	Reserved

• TRDIR: Transfer Direction

0 (WRITE): Write. 1 (READ): Read.

• TRTYP: Transfer Type

Value	Name	Description
0	SINGLE	MMC/SD Card Single Block
1	MULTIPLE	MMC/SD Card Multiple Block
2	STREAM	MMC Stream
4	BYTE	SDIO Byte
5	BLOCK	SDIO Block

• IOSPCMD: SDIO Special Command

Value	Name	Description
0	STD	Not an SDIO Special Command
1	SUSPEND	SDIO Suspend Command
2	RESUME	SDIO Resume Command

ATACS: ATA with Command Completion Signal

0 (NORMAL): Normal operation mode.

1 (COMPLETION): This bit indicates that a completion signal is expected within a programmed amount of time (HSMCI_CSTOR).

BOOT_ACK: Boot Operation Acknowledge

The master can choose to receive the boot acknowledge from the slave when a Boot Request command is issued. When set to one this field indicates that a Boot acknowledge is expected within a programmable amount of time defined with DTOMUL and DTOCYC fields located in the HSMCI_DTOR. If the acknowledge pattern is not received then an acknowledge timeout error is raised. If the acknowledge pattern is corrupted then an acknowledge pattern error is set.



38.14.7 HSMCI Block Register

Name: HS MCI_BLKR
Address: 0x40000018
Access: Read /Write

31	30	29	28	27	26	25	24					
	BLKLEN											
23	22	21	20	19	18	17	16					
			BLK	ILEN								
15	14	13	12	11	10	9	8					
	BCNT											
7	7 6 5 4 3 2 1 0											
	BCNT											

BCNT: MMC/SDIO Block Count - SDIO Byte Count

This field determines the number of data byte(s) or block(s) to transfer.

The transfer data type and the authorized values for BCNT field are determined by the TRTYP field in the HSMCI Command Register (HSMCI CMDR).

When TRTYP = 1 (MMC/SDCARD Multiple Block), BCNT can be programmed from 1 to 65535, 0 corresponds to an infinite block transfer.

When TRTYP = 4 (SDIO Byte), BCNT can be programmed from 1 to 511, 0 corresponds to 512-byte transfer. Values in range 512 to 65536 are forbidden.

When TRTYP = 5 (SDIO Block), BCNT can be programmed from 1 to 511, 0 corresponds to an infinite block transfer. Values in range 512 to 65536 are forbidden.

<u>Warning:</u> In SDIO Byte and Block modes (TRTYP = 4 or 5), writing the 7 last bits of BCNT field with a value which differs from 0 is forbidden and may lead to unpredictable results.

. BLKLEN: Data Block Length

This field determines the size of the data block.

Bits 16 and 17 must be set to 0 if FBYTE is disabled.

Note: In SDIO Byte mode, BLKLEN field is not used.

38.14.8 HSMCI Completion Signal Timeout Register

Name: HS MCI_CSTOR
Address: 0x4000001C
Access: Read /Write

31	30	29	28	27	26	25	24
_	-	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
_	_	_	_	_		-	_
7	6	5	4	3	2	1	0
_	CSTOMUL			CSTOCYC			

This register can only be written if the WPEN bit is cleared in "HSMCI Write Protection Mode Register" on page 926.

CSTOCYC: Completion Signal Timeout Cycle Number

This field determines the maximum number of Master Clock cycles that the HSMCI waits between two data block transfers. Its value is calculated by (CSTOCYC x Multiplier).

• CSTOMUL: Completion Signal Timeout Multiplier

This field determines the maximum number of Master Clock cycles that the HSMCI waits between two data block transfers. Its value is calculated by (CSTOCYC x Multiplier).

These fields determine the maximum number of Master Clock cycles that the HSMCI waits between the end of the data transfer and the assertion of the completion signal. The data transfer comprises data phase and the optional busy phase. If a non-DATA ATA command is issued, the HSMCI starts waiting immediately after the end of the response until the completion signal.

Multiplier is defined by CSTOMUL as shown in the following table:

Value	Name	Description
0	1	CSTOCYC x 1
1	16	CSTOCYC x 16
2	128	CSTOCYC x 128
3	256	CSTOCYC x 256
4	1024	CSTOCYC x 1024
5	4096	CSTOCYC x 4096
6	65536	CSTOCYC x 65536
7	1048576	CSTOCYC x 1048576

If the data time-out set by CSTOCYC and CSTOMUL has been exceeded, the Completion Signal Time-out Error flag (CSTOE) in the HSMCI Status Register (HSMCI_SR) rises.



38.14.9 HSMCI Response Register

Name: HS MCI_RSPR Address: 0x40000020

Access: Read -only

31	30	29	28	27	26	25	24				
RSP											
23	22	21	20	19	18	17	16				
	RSP										
15	14	13	12	11	10	9	8				
			RS	SP							
7	6	5	4	3	2	1	0				
	RSP										

• RSP: Response

Note: 1. The response register can be read by N accesses at the same HSMCI_RSPR or at consecutive addresses (0x20 to 0x2C). N depends on the size of the response.

38.14.10HSMCI Receive Data Register

Name: HS MCI_RDR
Address: 0x40000030
Access: Read -only

31	30	29	28	27	26	25	24					
	DATA											
23	22	21	20	19	18	17	16					
			DA	ιΤΑ								
15	14	13	12	11	10	9	8					
			DA	ιΤΑ								
7	6	5	4	3	2	1	0					
	DATA											

• DATA: Data to Read



38.14.11HSMCI Transmit Data Register

Name: HS MCI_TDR
Address: 0x40000034
Access: Write- only

31	30	29	28	27	26	25	24					
	DATA											
23	22	21	20	19	18	17	16					
	DATA											
15	14	13	12	11	10	9	8					
	DATA											
7	6	5	4	3	2	1	0					
	DATA											

• DATA: Data to Write

38.14.12HSMCI Status Register

Name: HS MCI_SR
Address: 0x40000040
Access: Read -only

31	30	29	28	27	26	25	24
UNRE	OVRE	ACKRCVE	ACKRCV	XFRDONE	FIFOEMPTY	_	_
23	22	21	20	19	18	17	16
CSTOE	DTOE	DCRCE	RTOE	RENDE	RCRCE	RDIRE	RINDE
15	14	13	12	11	10	9	8
TXBUFE	RXBUFF	CSRCV	SDIOWAIT	_	_	_	SDIOIRQA
7	6	5	4	3	2	1	0
ENDTX	ENDRX	NOTBUSY	DTIP	BLKE	TXRDY	RXRDY	CMDRDY

CMDRDY: Command Ready

0: A command is in progress.

1: The last command has been sent. Cleared when writing in the HSMCI CMDR.

RXRDY: Receiver Ready

0: Data has not yet been received since the last read of HSMCI_RDR.

1: Data has been received since the last read of HSMCI_RDR.

• TXRDY: Transmit Ready

0: The last data written in HSMCI_TDR has not yet been transferred in the Shift Register.

1: The last data written in HSMCI_TDR has been transferred in the Shift Register.

BLKE: Data Block Ended

This flag must be used only for Write Operations.

0: A data block transfer is not yet finished. Cleared when reading the HSMCI_SR.

1: A data block transfer has ended, including the CRC16 Status transmission.

the flag is set for each transmitted CRC Status.

Refer to the MMC or SD Specification for more details concerning the CRC Status.

DTIP: Data Transfer in Progress

0: No data transfer in progress.

1: The current data transfer is still in progress, including CRC16 calculation. Cleared at the end of the CRC16 calculation.

NOTBUSY: HSMCI Not Busy

A block write operation uses a simple busy signalling of the write operation duration on the data (DAT0) line: during a data transfer block, if the card does not have a free data receive buffer, the card indicates this condition by pulling down the data line (DAT0) to LOW. The card stops pulling down the data line as soon as at least one receive buffer for the defined data transfer block length becomes free.

Refer to the MMC or SD Specification for more details concerning the busy behavior.



For all the read operations, the NOTBUSY flag is cleared at the end of the host command.

For the Infinite Read Multiple Blocks, the NOTBUSY flag is set at the end of the STOP_TRANSMISSION host command (CMD12).

For the Single Block Reads, the NOTBUSY flag is set at the end of the data read block.

For the Multiple Block Reads with pre-defined block count, the NOTBUSY flag is set at the end of the last received data block.

The NOTBUSY flag allows to deal with these different states.

- 0: The HSMCI is not ready for new data transfer. Cleared at the end of the card response.
- 1: The HSMCI is ready for new data transfer. Set when the busy state on the data line has ended. This corresponds to a free internal data receive buffer of the card.

. ENDRX: End of RX Buffer

- 0: The Receive Counter Register has not reached 0 since the last write in HSMCI_RCR or HSMCI_RNCR.
- 1: The Receive Counter Register has reached 0 since the last write in HSMCI RCR or HSMCI RNCR.

. ENDTX: End of TX Buffer

- 0: The Transmit Counter Register has not reached 0 since the last write in HSMCI TCR or HSMCI TNCR.
- 1: The Transmit Counter Register has reached 0 since the last write in HSMCI TCR or HSMCI TNCR.

Note: BLKE and NOTBUSY flags can be used to check that the data has been successfully transmitted on the data lines and not only transferred from the PDC to the HSMCI Controller.

SDIOIRQA: SDIO Interrupt for Slot A

- 0: No interrupt detected on SDIO Slot A.
- 1: An SDIO Interrupt on Slot A occurred. Cleared when reading the HSMCI SR.

SDIOWAIT: SDIO Read Wait Operation Status

- 0: Normal Bus operation.
- 1: The data bus has entered IO wait state.

CSRCV: CE-ATA Completion Signal Received

- 0: No completion signal received since last status read operation.
- 1: The device has issued a command completion signal on the command line. Cleared by reading in the HSMCI SR.

RXBUFF: RX Buffer Full

- 0: HSMCI_RCR or HSMCI_RNCR has a value other than 0.
- 1: Both HSMCI RCR and HSMCI RNCR have a value of 0.

TXBUFE: TX Buffer Empty

- 0: HSMCI_TCR or HSMCI_TNCR has a value other than 0.
- 1: Both HSMCI_TCR and HSMCI_TNCR have a value of 0.

Note: BLKE and NOTBUSY flags can be used to check that the data has been successfully transmitted on the data lines and not only transferred from the PDC to the HSMCI Controller.



• RINDE: Response Index Error

0: No error.

1: A mismatch is detected between the command index sent and the response index received. Cleared when writing in the HSMCI_CMDR.

• RDIRE: Response Direction Error

0: No error.

1: The direction bit from card to host in the response has not been detected.

• RCRCE: Response CRC Error

0: No error.

1: A CRC7 error has been detected in the response. Cleared when writing in the HSMCI CMDR.

• RENDE: Response End Bit Error

0: No error.

1: The end bit of the response has not been detected. Cleared when writing in the HSMCI_CMDR.

• RTOE: Response Time-out Error

0: No error.

1: The response time-out set by MAXLAT in the HSMCI_CMDR has been exceeded. Cleared when writing in the HSMCI_CMDR.

• DCRCE: Data CRC Error

0: No error.

1: A CRC16 error has been detected in the last data block. Cleared by reading in the HSMCI SR.

DTOE: Data Time-out Error

0: No error.

1: The data time-out set by DTOCYC and DTOMUL in HSMCI_DTOR has been exceeded. Cleared by reading in the HSMCI_SR.

CSTOE: Completion Signal Time-out Error

0: No error.

1: The completion signal time-out set by CSTOCYC and CSTOMUL in HSMCI_CSTOR has been exceeded. Cleared by reading in the HSMCI_SR. Cleared by reading in the HSMCI_SR.

FIFOEMPTY: FIFO empty flag

0: FIFO contains at least one byte.

1: FIFO is empty.

XFRDONE: Transfer Done flag

0: A transfer is in progress.

1: Command Register is ready to operate and the data bus is in the idle state.



• ACKRCV: Boot Operation Acknowledge Received

0: No Boot acknowledge received since the last read of the status register.

1: A Boot acknowledge signal has been received. Cleared by reading the HSMCI_SR.

ACKRCVE: Boot Operation Acknowledge Error

0: No error

1: Corrupted Boot Acknowledge signal received.

• OVRE: Overrun

0: No error.

1: At least one 8-bit received data has been lost (not read). Cleared when sending a new data transfer command.

When FERRCTRL in HSMCI CFG is set to 1, OVRE becomes reset after read.

• UNRE: Underrun

0: No error.

1: At least one 8-bit data has been sent without valid information (not written). Cleared when sending a new data transfer command or when setting FERRCTRL in HSMCI_CFG to 1.

When FERRCTRL in HSMCI_CFG is set to 1, UNRE becomes reset after read.



38.14.13HSMCI Interrupt Enable Register

Name: HS MCI_IER
Address: 0x40000044
Access: Write- only

31	30	29	28	27	26	25	24
UNRE	OVRE	ACKRCVE	ACKRCV	XFRDONE	FIFOEMPTY	_	_
23	22	21	20	19	18	17	16
CSTOE	DTOE	DCRCE	RTOE	RENDE	RCRCE	RDIRE	RINDE
15	14	13	12	11	10	9	8
TXBUFE	RXBUFF	CSRCV	SDIOWAIT	-	_	_	SDIOIRQA
7	6	5	4	3	2	1	0
ENDTX	ENDRX	NOTBUSY	DTIP	BLKE	TXRDY	RXRDY	CMDRDY

The following configuration values are valid for all listed bit names of this register:

0: No effect.

1: Enables the corresponding interrupt.

• CMDRDY: Command Ready Interrupt Enable

RXRDY: Receiver Ready Interrupt Enable

• TXRDY: Transmit Ready Interrupt Enable

• BLKE: Data Block Ended Interrupt Enable

• DTIP: Data Transfer in Progress Interrupt Enable

NOTBUSY: Data Not Busy Interrupt Enable

• ENDRX: End of Receive Buffer Interrupt Enable

• ENDTX: End of Transmit Buffer Interrupt Enable

• SDIOIRQA: SDIO Interrupt for Slot A Interrupt Enable

• SDIOWAIT: SDIO Read Wait Operation Status Interrupt Enable

CSRCV: Completion Signal Received Interrupt Enable

• RXBUFF: Receive Buffer Full Interrupt Enable

TXBUFE: Transmit Buffer Empty Interrupt Enable

RINDE: Response Index Error Interrupt Enable

• RDIRE: Response Direction Error Interrupt Enable

• RCRCE: Response CRC Error Interrupt Enable

RENDE: Response End Bit Error Interrupt Enable



- RTOE: Response Time-out Error Interrupt Enable
- DCRCE: Data CRC Error Interrupt Enable
- DTOE: Data Time-out Error Interrupt Enable
- CSTOE: Completion Signal Timeout Error Interrupt Enable
- FIFOEMPTY: FIFO empty Interrupt enable
- XFRDONE: Transfer Done Interrupt enable
- ACKRCV: Boot Acknowledge Interrupt Enable
- ACKRCVE: Boot Acknowledge Error Interrupt Enable
- OVRE: Overrun Interrupt Enable
- UNRE: Underrun Interrupt Enable

38.14.14HSMCI Interrupt Disable Register

Name: HS MCI_IDR
Address: 0x40000048
Access: Write- only

31	30	29	28	27	26	25	24
UNRE	OVRE	ACKRCVE	ACKRCV	XFRDONE	FIFOEMPTY	_	_
23	22	21	20	19	18	17	16
CSTOE	DTOE	DCRCE	RTOE	RENDE	RCRCE	RDIRE	RINDE
15	14	13	12	11	10	9	8
TXBUFE	RXBUFF	CSRCV	SDIOWAIT	-	-	-	SDIOIRQA
7	6	5	4	3	2	1	0
ENDTX	ENDRX	NOTBUSY	DTIP	BLKE	TXRDY	RXRDY	CMDRDY

The following configuration values are valid for all listed bit names of this register:

0: No effect.

1: Disables the corresponding interrupt.

• CMDRDY: Command Ready Interrupt Disable

RXRDY: Receiver Ready Interrupt Disable

• TXRDY: Transmit Ready Interrupt Disable

• BLKE: Data Block Ended Interrupt Disable

• DTIP: Data Transfer in Progress Interrupt Disable

NOTBUSY: Data Not Busy Interrupt Disable

• ENDRX: End of Receive Buffer Interrupt Disable

• ENDTX: End of Transmit Buffer Interrupt Disable

SDIOIRQA: SDIO Interrupt for Slot A Interrupt Disable

• SDIOWAIT: SDIO Read Wait Operation Status Interrupt Disable

CSRCV: Completion Signal received interrupt Disable

RXBUFF: Receive Buffer Full Interrupt Disable

TXBUFE: Transmit Buffer Empty Interrupt Disable

RINDE: Response Index Error Interrupt Disable

• RDIRE: Response Direction Error Interrupt Disable

• RCRCE: Response CRC Error Interrupt Disable

RENDE: Response End Bit Error Interrupt Disable



- RTOE: Response Time-out Error Interrupt Disable
- DCRCE: Data CRC Error Interrupt Disable
- DTOE: Data Time-out Error Interrupt Disable
- CSTOE: Completion Signal Time out Error Interrupt Disable
- FIFOEMPTY: FIFO empty Interrupt Disable
- XFRDONE: Transfer Done Interrupt Disable
- ACKRCV: Boot Acknowledge Interrupt Disable
- ACKRCVE: Boot Acknowledge Error Interrupt Disable
- OVRE: Overrun Interrupt Disable
- UNRE: Underrun Interrupt Disable

38.14.15HSMCI Interrupt Mask Register

Name: HS MCI_IMR
Address: 0x4000004C
Access: Read -only

31	30	29	28	27	26	25	24
UNRE	OVRE	ACKRCVE	ACKRCV	XFRDONE	FIFOEMPTY	_	_
23	22	21	20	19	18	17	16
CSTOE	DTOE	DCRCE	RTOE	RENDE	RCRCE	RDIRE	RINDE
15	14	13	12	11	10	9	8
TXBUFE	RXBUFF	CSRCV	SDIOWAIT	-	_	-	SDIOIRQA
7	6	5	4	3	2	1	0
ENDTX	ENDRX	NOTBUSY	DTIP	BLKE	TXRDY	RXRDY	CMDRDY

The following configuration values are valid for all listed bit names of this register:

0: The corresponding interrupt is not enabled.

1: The corresponding interrupt is enabled.

• CMDRDY: Command Ready Interrupt Mask

RXRDY: Receiver Ready Interrupt Mask

• TXRDY: Transmit Ready Interrupt Mask

BLKE: Data Block Ended Interrupt Mask

• DTIP: Data Transfer in Progress Interrupt Mask

NOTBUSY: Data Not Busy Interrupt Mask

ENDRX: End of Receive Buffer Interrupt Mask

• ENDTX: End of Transmit Buffer Interrupt Mask

• SDIOIRQA: SDIO Interrupt for Slot A Interrupt Mask

SDIOWAIT: SDIO Read Wait Operation Status Interrupt Mask

CSRCV: Completion Signal Received Interrupt Mask

• RXBUFF: Receive Buffer Full Interrupt Mask

TXBUFE: Transmit Buffer Empty Interrupt Mask

RINDE: Response Index Error Interrupt Mask

RDIRE: Response Direction Error Interrupt Mask

RCRCE: Response CRC Error Interrupt Mask

RENDE: Response End Bit Error Interrupt Mask



- RTOE: Response Time-out Error Interrupt Mask
- DCRCE: Data CRC Error Interrupt Mask
- DTOE: Data Time-out Error Interrupt Mask
- CSTOE: Completion Signal Time-out Error Interrupt Mask
- FIFOEMPTY: FIFO Empty Interrupt Mask
- XFRDONE: Transfer Done Interrupt Mask
- ACKRCV: Boot Operation Acknowledge Received Interrupt Mask
- ACKRCVE: Boot Operation Acknowledge Error Interrupt Mask
- OVRE: Overrun Interrupt Mask
- UNRE: Underrun Interrupt Mask

38.14.16HSMCI Configuration Register

Name: HS MCI_CFG
Address: 0x40000054
Access: Read /Write

7100000: 110aa	7 7 7 1 1 1 1 0						
31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
_	-	_	LSYNC	-	-	_	HSMODE
7	6	5	4	3	2	1	0
_	_	_	FERRCTRL	_	_	_	FIFOMODE

This register can only be written if the WPEN bit is cleared in "HSMCI Write Protection Mode Register" on page 926.

• FIFOMODE: HSMCI Internal FIFO control mode

0: A write transfer starts when a sufficient amount of data is written into the FIFO.

When the block length is greater than or equal to 3/4 of the HSMCI internal FIFO size, then the write transfer starts as soon as half the FIFO is filled. When the block length is greater than or equal to half the internal FIFO size, then the write transfer starts as soon as one quarter of the FIFO is filled. In other cases, the transfer starts as soon as the total amount of data is written in the internal FIFO.

1: A write transfer starts as soon as one data is written into the FIFO.

FERRCTRL: Flow Error flag reset control mode

0: When an underflow/overflow condition flag is set, a new Write/Read command is needed to reset the flag.

1: When an underflow/overflow condition flag is set, a read status resets the flag.

• HSMODE: High Speed Mode

0: Default bus timing mode.

1: If set to one, the host controller outputs command line and data lines on the rising edge of the card clock. The Host driver shall check the high speed support in the card registers.

LSYNC: Synchronize on the last block

0: The pending command is sent at the end of the current data block.

1: The pending command is sent at the end of the block transfer when the transfer length is not infinite (block count shall be different from zero).



38.14.17HSMCI Write Protection Mode Register

Name: HS MCI_WPMR
Address: 0x400000E4
Access: Read /Write

31	30	29	28	27	26	25	24		
	WPKEY								
23	22	21	20	19	18	17	16		
	WPKEY								
15	14	13	12	11	10	9	8		
	WPKEY								
7	6	5	4	3	2	1	0		
_	-	-	-	-	-	-	WPEN		

• WPEN: Write Protect Enable

0: Disables the Write Protection if WPKEY corresponds to 0x4D4349 ("MCI" in ASCII).

See Section 38.13 "Register Write Protection" for the list of registers which can be protected.

• WPKEY: Write Protect Key

Value	Name	Description
0x4D4349	PASSWD	Writing any other value in this field aborts the write operation of the WPEN bit. Always reads as 0.

^{1:} Enables the Write Protection if WPKEY corresponds to 0x4D4349 ("MCI" in ASCII).

38.14.18HSMCI Write Protection Status Register

Name: HS MCI_WPSR Address: 0x400000E8

Access: Read -only

	•							
31	30	29	28	27	26	25	24	
_	_	_	_	_	_	_	_	
23	22	21	20	19	18	17	16	
	WPVSRC							
15	14	13	12	11	10	9	8	
	WPVSRC							
7	6	5	4	3	2	1	0	
_	_	_	_	_	_	_	WPVS	

• WPVS: Write Protection Violation Status

0: No Write Protect Violation has occurred since the last read of the HSMCI_WPSR.

WPVSRC: Write Protection Violation Source

When WPVS = 1, WPVSRC indicates the register address offset at which a write access has been attempted.



^{1:} A Write Protect Violation has occurred since the last read of the HSMCI_WPSR. If this violation is an unauthorized attempt to write a protected register, the associated violation is reported into field WPVSRC.

39. Pulse Width Modulation Controller (PWM)

39.1 Description

The PWM macrocell controls 4 channels independently. Each channel controls two complementary square output waveforms. Characteristics of the output waveforms such as period, duty-cycle, polarity and dead-times (also called dead-bands or non-overlapping times) are configured through the user interface. Each channel selects and uses one of the clocks provided by the clock generator. The clock generator provides several clocks resulting from the division of the PWM master clock (MCK).

All PWM macrocell accesses are made through registers mapped on the peripheral bus. All channels integrate a double buffering system in order to prevent an unexpected output waveform while modifying the period, the duty-cycleor the dead-times.

Channels can be linked together as synchronous channels to be able to update their duty-cycle or dead-times at the same time.

The update of duty-cycles of synchronous channels can be performed by the Peripheral DMA Controller Channel (PDC) which offers buffer transfer without processor Intervention.

The PWM macrocell provides 8 independent comparison units capable of comparing a programmed value to the counter of the synchronous channels (counter of channel 0). These comparisons are intended to generate software interrupts, to trigger pulses on the 2 independent event lines (in order to synchronize ADC conversions with a lot of flexibility independently of the PWM outputs) and to trigger PDCtransfer requests.

The PWM outputs can be overridden synchronously or asynchronously to their channel counter.

The PWM block provides a fault protection mechanism with 8 fault inputs, capable to detect a fault condition and to override the PWM outputs asynchronously (outputs forced to '0', '1').

For safety usage, some configuration registers are write-protected.

39.2 Embedded Characteristics


- 4 Channels
- Common Clock Generator Providing Thirteen Different Clocks
 - A Modulo n Counter Providing Eleven Clocks
 - Two Independent Linear Dividers Working on Modulo n Counter Outputs
- Independent Channels
 - Independent 16-bit Counter for Each Channel
 - Independent Complementary Outputs with 12-bit Dead-Time Generator (Also Called Dead-Band or Non-Overlapping Time) for Each Channel
 - Independent Enable Disable Command for Each Channel
 - Independent Clock Selection for Each Channel
 - Independent Period, Duty-Cycle and Dead-Time for Each Channel
 - Independent Double Buffering of Period, Duty-Cycle and Dead-Times for Each Channel
 - Independent Programmable Selection of The Output Waveform Polarity for Each Channel
 - Independent Programmable Center or Left Aligned Output Waveform for Each Channel
 - Independent Output Override for Each Channel
 - Independent Interrupt for Each Channel, at Each Period for Left-Aligned or Center-Aligned Configuration
- 2 2-bit Gray Up/Down Channels for Stepper Motor Control
- Synchronous Channel Mode
 - Synchronous Channels Share the Same Counter



- Mode to Update the Synchronous Channels Registers after a Programmable Number of Periods
- Synchronous Channels Supports Connection of one Peripheral DMA Controller Channel (PDC) Which Offers Buffer Transfer Without Processor Intervention To Update Duty-Cycle Registers
- 2 Independent Events Lines Intended to Synchronize ADC Conversions
 - Programmable delay for Events Lines to delay ADC measurements
- 8 Comparison Units Intended to Generate Interrupts, Pulses on Event Lines and PDC Transfer Requests
- 8 Programmable Fault/Break Inputs Providing an Asynchronous Protection of PWM Outputs
 - 3 User Driven through PIO inputs
 - PMC Driven when Crystal Oscillator Clock Fails
 - ADC Controller Driven through Configurable Comparison Function
 - Analog Comparator Controller Driven
 - Timer/Counter Driven through Configurable Comparison Function
- Write Protected Registers

39.3 Block Diagram

Figure 39-1. Pulse Width Modulation Controller Block Diagram





39.4 I/O Lines Description

Each channel outputs two complementary external I/O lines.

Table 39-1. I/O Line Description

Name	Description	Туре
PWMHx	PWM Waveform Output High for channel x	Output
PWMLx	PWM Waveform Output Low for channel x	Output
PWMFIx	PWM Fault Input x	Input

39.5 Product Dependencies

39.5.1 I/O Lines

The pins used for interfacing the PWM are multiplexed with PIO lines. The programmer must first program the PIO controller to assign the desired PWM pins to their peripheral function. If I/O lines of the PWM are not used by the application, they can be used for other purposes by the PIO controller.

All of the PWM outputs may or may not be enabled. If an application requires only four channels, then only four PIO lines will be assigned to PWM outputs.

Table 39-2. I/O Lines

Instance	Signal	I/O Line	Peripheral
PWM	PWMFI0	PA9	С
PWM	PWMFI1	PA10	С
PWM	PWMFI2	PA18	D
PWM	PWMH0	PA0	Α
PWM	PWMH0	PA11	В
PWM	PWMH0	PA23	В
PWM	PWMH0	PB0	Α
PWM	PWMH0	PC18	В
PWM	PWMH1	PA1	Α
PWM	PWMH1	PA12	В
PWM	PWMH1	PA24	В
PWM	PWMH1	PB1	Α
PWM	PWMH1	PC19	В
PWM	PWMH2	PA2	Α
PWM	PWMH2	PA13	В
PWM	PWMH2	PA25	В
PWM	PWMH2	PB4	В
PWM	PWMH2	PC20	В
PWM	PWMH3	PA7	В
PWM	PWMH3	PA14	В
PWM	PWMH3	PA17	С
PWM	PWMH3	PB14	В
PWM	PWMH3	PC21	В
PWM	PWML0	PA19	В
PWM	PWML0	PB5	В
PWM	PWML0	PC0	В
PWM	PWML0	PC13	В
PWM	PWML1	PA20	В
PWM	PWML1	PB12	Α
PWM	PWML1	PC1	В



Table 39-2. I/O Lines

PWM	PWML1	PC15	В
PWM	PWML2	PA16	С
PWM	PWML2	PA30	Α
PWM	PWML2	PB13	Α
PWM	PWML2	PC2	В
PWM	PWML3	PA15	С
PWM	PWML3	PC3	В
PWM	PWML3	PC22	В

39.5.2 Power Management

The PWM is not continuously clocked. The programmer must first enable the PWM clock in the Power Management Controller (PMC) before using the PWM. However, if the application does not require PWM operations, the PWM clock can be stopped when not needed and be restarted later. In this case, the PWM will resume its operations where it left off.

In the PWM description, Master Clock (MCK) is the clock of the peripheral bus to which the PWM is connected.

39.5.3 Interrupt Sources

The PWM interrupt line is connected on one of the internal sources of the Interrupt Controller. Using the PWM interrupt requires the Interrupt Controller to be programmed first. Note that it is not recommended to use the PWM interrupt line in edge sensitive mode.

Table 39-3. Peripheral IDs

Instance	ID
PWM	31

39.5.4 Fault Inputs

The PWM has the FAULT inputs connected to the different modules. Please refer to the implementation of these module within the product for detailed information about the fault generation procedure. The PWM receives faults from PIO inputs, PMC, ADC controller, Analog Comparator Controller and Timer/Counters.

Table 39-4. Fault Inputs

Fault Generator	External PWM Fault Input Number	Polarity Level ⁽¹⁾	Fault Input ID
PA9	PWMFI0	User Defined	0
Main OSC (PMC)	-	To be configured to 1	1
ADC	-	To be configured to 1	2
Analog Comparator	-	To be configured to 1	3
Timer0	-	To be configured to 1	4
Timer1	-	To be configured to 1	5

Note: 1. FPOL field in PWMC_FMR.


39.6 Functional Description

The PWM macrocell is primarily composed of a clock generator module and 4 channels.

- Clocked by the master clock (MCK), the clock generator module provides 13 clocks.
- Each channel can independently choose one of the clock generator outputs.
- Each channel generates an output waveform with attributes that can be defined independently for each channel through the user interface registers.

39.6.1 PWM Clock Generator

Figure 39-2. Functional View of the Clock Generator Block Diagram



The PWM master clock (MCK) is divided in the clock generator module to provide different clocks available for all channels. Each channel can independently select one of the divided clocks.

The clock generator is divided in three blocks:

- a modulo n counter which provides 11 clocks: f_{MCK} , f_{MCK} /2, f_{MCK} /4, f_{MCK} /8, f_{MCK} /16, f_{MCK} /32, f_{MCK} /64, f_{MCK} /128, f_{MCK} /256, f_{MCK} /512, f_{MCK} /1024
- two linear dividers (1, 1/2, 1/3, ... 1/255) that provide two separate clocks: clkA and clkB

Each linear divider can independently divide one of the clocks of the modulo n counter. The selection of the clock to be divided is made according to the PREA (PREB) field of the PWM Clock register (PWM_CLK). The resulting clock clkA (clkB) is the clock selected divided by DIVA (DIVB) field value.



After a reset of the PWM controller, DIVA (DIVB) and PREA (PREB) are set to '0'. This implies that after reset clkA (clkB) are turned off.

At reset, all clocks provided by the modulo n counter are turned off except clock "MCK". This situation is also true when the PWM master clock is turned off through the Power Management Controller.


CAUTION:

 Before using the PWM macrocell, the programmer must first enable the PWM clock in the Power Management Controller (PMC).

39.6.2 PWM Channel

39.6.2.1 Channel Block Diagram

Figure 39-3. Functional View of the Channel Block Diagram



Each of the 4 channels is composed of six blocks:

- A clock selector which selects one of the clocks provided by the clock generator (described in Section 39.6.1 on page 933).
- A counter clocked by the output of the clock selector. This counter is incremented or decremented according
 to the channel configuration and comparators matches. The size of the counter is 16 bits.
- A comparator used to compute the OCx output waveform according to the counter value and the
 configuration. The counter value can be the one of the channel counter or the one of the channel 0 counter
 according to SYNCx bit in the "PWM Sync Channels Mode Register" (PWM_SCM).
- A 2-bit configurable gray counter enables the stepper motor driver. One gray counter drives 2 channels.
- A dead-time generator providing two complementary outputs (DTOHx/DTOLx) which allows to drive external power control switches safely.
- An output override block that can force the two complementary outputs to a programmed value (OOOHx/OOOLx).



• An asynchronous fault protection mechanism that has the highest priority to override the two complementary outputs (PWMHx/PWMLx) in case of fault detection (outputs forced to '0', '1').

39.6.2.2 Comparator

The comparator continuously compares its counter value with the channel period defined by CPRD in the "PWM Channel Period Register" (PWM_CPRDx) and the duty-cycle defined by CDTY in the "PWM Channel Duty Cycle Register" (PWM_CDTYx) to generate an output signal OCx accordingly.

The different properties of the waveform of the output OCx are:

- the clock selection. The channel counter is clocked by one of the clocks provided by the clock generator
 described in the previous section. This channel parameter is defined in the CPRE field of the "PWM Channel
 Mode Register" (PWM CMRx). This field is reset at '0'.
- the waveform period. This channel parameter is defined in the CPRD field of the PWM_CPRDx register. If the waveform is left aligned, then the output waveform period depends on the counter source clock and can be calculated:

By using the PWM master clock (MCK) divided by an X given prescaler value (with X being 1, 2, 4, 8, 16, 32, 64, 128, 256, 512, or 1024), the resulting period formula will be:

$$\frac{(X \times CPRD)}{MCK}$$

By using the PWM master clock (MCK) divided by one of both DIVA or DIVB divider, the formula becomes, respectively:

$$\frac{(X \times CRPD \times DIVA)}{MCK} or$$

$$\frac{(X \times CRPD \times DIVB)}{MCK}$$

If the waveform is center aligned then the output waveform period depends on the counter source clock and can be calculated:

By using the PWM master clock (MCK) divided by an X given prescaler value (with X being 1, 2, 4, 8, 16, 32, 64, 128, 256, 512, or 1024). The resulting period formula will be:

$$\frac{(2 \times X \times CPRD)}{MCK}$$

By using the PWM master clock (MCK) divided by one of both DIVA or DIVB divider, the formula becomes, respectively:

$$\frac{(2 \times X \times CPRD \times DIVA)}{MCK} or$$

$$\frac{(2 \times X \times CPRD \times DIVB)}{MCK}$$

the waveform duty-cycle. This channel parameter is defined in the CDTY field of the PWM_CDTYx register.

If the waveform is left aligned then:

duty cycle =
$$\frac{(period - 1/fchannel_x_clock \times CDTY)}{period}$$


If the waveform is center aligned, then:

duty cycle =
$$\frac{((period/2) - 1/\text{fchannel}_x_\text{clock} \times CDTY))}{(period/2)}$$



- the waveform polarity. At the beginning of the period, the signal can be at high or low level. This property is
 defined in the CPOL bit of the PWM_CMRx. By default the signal starts by a low level.
- the waveform alignment. The output waveform can be left or center aligned. Center aligned waveforms can
 be used to generate non overlapped waveforms. This property is defined in the CALG bit of the
 PWM_CMRx. The default mode is left aligned.

Figure 39-4. Non Overlapped Center Aligned Waveforms



Note: 1. See Figure 39-5 on page 937 for a detailed description of center aligned waveforms.

When center aligned, the channel counter increases up to CPRD and decreases down to 0. This ends the period. When left aligned, the channel counter increases up to CPRD and is reset. This ends the period.

Thus, for the same CPRD value, the period for a center aligned channel is twice the period for a left aligned channel.

Waveforms are fixed at 0 when:

- CDTY = CPRD and CPOL = 0
- CDTY = 0 and CPOL = 1

Waveforms are fixed at 1 (once the channel is enabled) when:

- CDTY = 0 and CPOL = 0
- CDTY = CPRD and CPOL = 1


The waveform polarity must be set before enabling the channel. This immediately affects the channel output level.

Modifying CPOL in "PWM Channel Mode Register" while the channel is enabled can lead to an unexpected behavior of the device being driven by PWM.

Besides generating output signals OCx, the comparator generates interrupts in function of the counter value. When the output waveform is left aligned, the interrupt occurs at the end of the counter period. When the output waveform is center aligned, the bit CES of the PWM_CMRx defines when the channel counter interrupt occurs. If CES is set to '0', the interrupt occurs at the end of the counter period. If CES is set to '1', the interrupt occurs at the end of the counter period and at half of the counter period.

Figure 39-5 "Waveform Properties" illustrates the counter interrupts in function of the configuration.

Figure 39-5. Waveform Properties



39.6.2.3 2-bit Gray Up/Down Counter for Stepper Motor


It is possible to configure a couple of channels to provide a 2-bit gray count waveform on two outputs. Dead-Time Generator and other downstream logic can be configured on these channels.

Up or down count mode can be configured on-the-fly by means of PWM SMMR configuration registers.

When GCEN0 is set to '1', channels 0 and 1 outputs are driven with gray counter.



Figure 39-6. 2-bit Gray Up/Down Counter



39.6.2.4 Dead-Time Generator

The dead-time generator uses the comparator output OCx to provide the two complementary outputs DTOHx and DTOLx, which allows the PWM macrocell to drive external power control switches safely. When the dead-time generator is enabled by setting the bit DTE to '1' or 0 in the "PWM Channel Mode Register" (PWM_CMRx), dead-times (also called dead-bands or non-overlapping times) are inserted between the edges of the two complementary outputs DTOHx and DTOLx. Note that enabling or disabling the dead-time generator is allowed only if the channel is disabled.

The dead-time is adjustable by the "PWM Channel Dead Time Register" (PWM_DTx). Both outputs of the dead-time generator can be adjusted separately by DTH and DTL. The dead-time values can be updated synchronously to the PWM period by using the "PWM Channel Dead Time Update Register" (PWM_DTUPDx).

The dead-time is based on a specific counter which uses the same selected clock that feeds the channel counter of the comparator. Depending on the edge and the configuration of the dead-time, DTOHx and DTOLx are delayed until the counter has reached the value defined by DTH or DTL. An inverted configuration bit (DTHI and DTLI bit in the PWM_CMRx) is provided for each output to invert the dead-time outputs. The following figure shows the waveform of the dead-time generator.


output waveform OCx CPOLx = 0output waveform DTOHx DTHIx = 0output waveform DTOLx DTLIx = 0output waveform DTOHx DTHIx = 1output waveform DTOLx DTLIx = 1DTHx DTLx output waveform OCx CPOLx = 1output waveform DTOHx DTHIx = 0output waveform DTOLx DTLIx = 0output waveform DTOHx DTHIx = 1output waveform DTOLx DTLIx = 1DTHx DTLx

Figure 39-7. Complementary Output Waveforms

39.6.2.5 Output Override

The two complementary outputs DTOHx and DTOLx of the dead-time generator can be forced to a value defined by the software.

Figure 39-8. Override Output Selection



The fields OSHx and OSLx in the "PWM Output Selection Register" (PWM_OS) allow the outputs of the dead-time generator DTOHx and DTOLx to be overridden by the value defined in the fields OOVHx and OOVLx in the "PWM Output Override Value Register" (PWM OOV).

The set registers "PWM Output Selection Set Register" (PWM_OSS) and "PWM Output Selection Set Update Register" (PWM_OSSUPD) enable the override of the outputs of a channel regardless of other channels. In the same way, the clear registers "PWM Output Selection Clear Register" (PWM_OSC) and "PWM Output Selection Clear Update Register" (PWM_OSCUPD) disable the override of the outputs of a channel regardless of other channels.



By using buffer registers PWM_OSSUPD and PWM_OSCUPD, the output selection of PWM outputs is done synchronously to the channel counter, at the beginning of the next PWM period.

By using registers PWM_OSS and PWM_OSC, the output selection of PWM outputs is done asynchronously to the channel counter, as soon as the register is written.


The value of the current output selection can be read in PWM_OS.

While overriding PWM outputs, the channel counters continue to run, only the PWM outputs are forced to user defined values.

39.6.2.6 Fault Protection

8 inputs provide fault protection which can force any of the PWM output pairs to a programmable value. This mechanism has priority over output overriding.

Figure 39-9. Fault Protection



The polarity level of the fault inputs is configured by the FPOL field in the "PWM Fault Mode Register" (PWM_FMR). For fault inputs coming from internal peripherals such as ADC, Timer Counter, to name but a few, the polarity level must be FPOL = 1. For fault inputs coming from external GPIO pins the polarity level depends on the user's implementation.

The configuration of the Fault Activation Mode (FMOD field in PWMC_FMR) depends on the peripheral generating the fault. If the corresponding peripheral does not have "Fault Clear" management, then the FMOD configuration to use must be FMOD = 1, to avoid spurious fault detection. Check the corresponding peripheral documentation for details on handling fault generation.

The fault inputs can be glitch filtered or not in function of the FFIL field in the PWM_FMR. When the filter is activated, glitches on fault inputs with a width inferior to the PWM master clock (MCK) period are rejected.

A fault becomes active as soon as its corresponding fault input has a transition to the programmed polarity level. If the corresponding bit FMOD is set to '0' in the PWM_FMR, the fault remains active as long as the fault input is at this polarity level. If the corresponding FMOD field is set to '1', the fault remains active until the fault input is not at this polarity level anymore and until it is cleared by writing the corresponding bit FCLR in the "PWM Fault Clear Register" (PWM_FCR). By reading the "PWM Fault Status Register" (PWM_FSR), the user can read the current level of the fault inputs by means of the field FIV, and can know which fault is currently active thanks to the FS field.

Each fault can be taken into account or not by the fault protection mechanism in each channel. To be taken into account in the channel x, the fault y must be enabled by the bit FPEx[y] in the "PWM Fault Protection Enable Registers" (PWM_FPE1). However the synchronous channels (see Section 39.6.2.7 "Synchronous Channels") do not use their own fault enable bits, but those of the channel 0 (bits FPE0[y]).



The fault protection on a channel is triggered when this channel is enabled and when any one of the faults that are enabled for this channel is active. It can be triggered even if the PWM master clock (MCK) is not running but only by a fault input that is not glitch filtered.

When the fault protection is triggered on a channel, the fault protection mechanism resets the counter of this channel and forces the channel outputs to the values defined by the fields FPVHx and FPVLx in the "PWM Fault Protection Value Register" (PWM_FPV). The output forcing is made asynchronously to the channel counter.

CAUTION:

- To prevent an unexpected activation of the status flag FSy in the PWM_FSR, the FMODy bit can be set to '1' only if the FPOLy bit has been previously configured to its final value.
- To prevent an unexpected activation of the Fault Protection on the channel x, the bit FPEx[y] can be set to '1' only if the FPOLy bit has been previously configured to its final value.

If a comparison unit is enabled (see Section 39.6.3 "PWM Comparison Units") and if a fault is triggered in the channel 0, in this case the comparison cannot match.

As soon as the fault protection is triggered on a channel, an interrupt (different from the interrupt generated at the end of the PWM period) can be generated but only if it is enabled and not masked. The interrupt is reset by reading the interrupt status register, even if the fault which has caused the trigger of the fault protection is kept active.

39.6.2.7 Synchronous Channels

Some channels can be linked together as synchronous channels. They have the same source clock, the same period, the same alignment and are started together. In this way, their counters are synchronized together.

The synchronous channels are defined by the SYNCx bits in the "PWM Sync Channels Mode Register" (PWM_SCM). Only one group of synchronous channels is allowed.

When a channel is defined as a synchronous channel, the channel 0 is automatically defined as a synchronous channel too, because the channel 0 counter configuration is used by all the synchronous channels.

If a channel x is defined as a synchronous channel, it uses the following configuration fields of the channel 0 instead of its own:

- CPRE0 field in PWM CMR0 instead of CPREx field in PWM CMRx (same source clock)
- CPRD0 field in PWM CMR0 instead of CPRDx field in PWM CMRx (same period)
- CALG0 field in PWM_CMR0 instead of CALGx field in PWM_CMRx (same alignment)

Thus writing these fields of a synchronous channel has no effect on the output waveform of this channel (except channel 0 of course).

Because counters of synchronous channels must start at the same time, they are all enabled together by enabling the channel 0 (by the CHID0 bit in PWM_ENA register). In the same way, they are all disabled together by disabling channel 0 (by the CHID0 bit in PWM_DIS register). However, a synchronous channel x different from channel 0 can be enabled or disabled independently from others (by the CHIDx bit in PWM_ENA and PWM_DIS registers).

Defining a channel as a synchronous channel while it is an asynchronous channel (by writing the bit SYNCx to '1' while it was at '0') is allowed only if the channel is disabled at this time (CHIDx = 0 in PWM_SR). In the same way, defining a channel as an asynchronous channel while it is a synchronous channel (by writing the SYNCx bit to '0' while it was 1) is allowed only if the channel is disabled at this time.

The field UPDM (Update Mode) in the PWM_SCM register allow to select one of the three methods to update the registers of the synchronous channels:

 Method 1 (UPDM = 0): The period value, the duty-cycle values and the dead-time values must be written by the CPU in their respective update registers (respectively PWM_CPRDUPDx, PWM_CDTYUPDx and PWM_DTUPDx). The update is triggered at the next PWM period as soon as the bit UPDULOCK in the



- "PWM Sync Channels Update Control Register" (PWM_SCUC) is set to '1' (see "Method 1: Manual write of duty-cycle values and manual trigger of the update" on page 942).
- Method 2 (UPDM = 1): The period value, the duty-cycle values, the dead-time values and the update period value must be written by the CPU in their respective update registers (respectively PWM_CPRDUPDx, PWM_CDTYUPDx and PWM_DTUPD). The update of the period value and of the dead-time values is triggered at the next PWM period as soon as the bit UPDULOCK in the PWM_SCUC register is set to '1'. The update of the duty-cycle values and the update period value is triggered automatically after an update period defined by the field UPR in the "PWM Sync Channels Update Period Register" (PWM_SCUP) (see "Method 2: Manual write of duty-cycle values and automatic trigger of the update" on page 943).
- Method 3 (UPDM = 2): same as Method 2 apart from the fact that the duty-cycle values of ALL synchronous channels are written by the Peripheral DMA Controller (PDC) (see "Method 3: Automatic write of duty-cycle values and automatic trigger of the update" on page 944). The user can choose to synchronize the PDC transfer request with a comparison match (see Section 39.6.3 "PWM Comparison Units"), by the fields PTRM and PTRCS in the PWM_SCM register.

Table 39-5. Summary of the Update of Registers of Synchronous Channels

	UPDM=0	UPDM=1	UPDM=2					
	Write by the CPU							
Period Value		Update is triggered at the						
(PWM_CPRDUPDx)		next PWM period as soon as						
		the bit UPDULOCK is set to '1'						
		Write by the CPU						
Dead-Time Values		Update is triggered at the						
(PWM_DTUPDx)	next PWM period as soon as							
	the bit UPDULOCK is set to '1'							
	Write by the CPU	Write by the CPU	Write by the PDC					
Duty-Cycle Values	Update is triggered at the next	Update is trigge	Update is triggered at the next					
(PWM_CDTYUPDx)	PWM period as soon as the bit	PWM period as soon	as the update period					
	UPDULOCK is set to '1'	counter has reached the value UPR						
	Not applicable	Write by t	he CPU					
Update Period Value		Update is trigge	red at the next					
(PWM_SCUPUPD)	Not applicable PWM period as soon as the update period							
		counter has reached the value UPR						

Method 1: Manual write of duty-cycle values and manual trigger of the update

In this mode, the update of the period value, the duty-cycle values and the dead-time values must be done by writing in their respective update registers with the CPU (respectively PWM_CPRDUPDx, PWM_CDTYUPDx and PWM_DTUPDx).

To trigger the update, the user must use the bit UPDULOCK in the PWM_SCUC register which allows to update synchronously (at the same PWM period) the synchronous channels:

- If the bit UPDULOCK is set to '1', the update is done at the next PWM period of the synchronous channels.
- If the UPDULOCK bit is not set to '1', the update is locked and cannot be performed.


After writing the UPDULOCK bit to '1', it is held at this value until the update occurs, then it is read 0.

Sequence for Method 1:



- 1. Select the manual write of duty-cycle values and the manual update by setting the UPDM field to '0' in the PWM SCM register
- 2. Define the synchronous channels by the SYNCx bits in the PWM_SCM register.
- 3. Enable the synchronous channels by writing CHID0 in the PWM_ENA register.
- 4. If an update of the period value and/or the duty-cycle values and/or the dead-time values is required, write registers that need to be updated (PWM_CPRDUPDx, PWM_CDTYUPDx and PWM_DTUPDx).
- Set UPDULOCK to '1' in PWM SCUC.
- 6. The update of the registers will occur at the beginning of the next PWM period. At this moment the UPDULOCK bit is reset, go to Step 4.) for new values.

Figure 39-10. Method 1 (UPDM = 0)



Method 2: Manual write of duty-cycle values and automatic trigger of the update

In this mode, the update of the period value, the duty-cycle values, the dead-time values and the update period value must be done by writing in their respective update registers with the CPU (respectively PWM_CPRDUPDx, PWM_CDTYUPDx, PWM_DTUPDx and PWM_SCUPUPD).

To trigger the update of the period value and the dead-time values, the user must use the bit UPDULOCK in the PWM_SCUC register, which allows to update synchronously (at the same PWM period) the synchronous channels:

- If the bit UPDULOCK is set to '1', the update is done at the next PWM period of the synchronous channels.
- If the UPDULOCK bit is not set to '1', the update is locked and cannot be performed.

After writing the UPDULOCK bit to '1', it is held at this value until the update occurs, then it is read 0.

The update of the duty-cycle values and the update period is triggered automatically after an update period.

To configure the automatic update, the user must define a value for the Update Period by the UPR field in the PWM_SCUP register. The PWM controller waits UPR+1 period of synchronous channels before updating automatically the duty values and the update period value.

The status of the duty-cycle value write is reported in the "PWM Interrupt Status Register 2" (PWM_ISR2) by the following flags:

• WRDY: this flag is set to '1' when the PWM Controller is ready to receive new duty-cycle values and a new update period value. It is reset to '0' when the PWM_ISR2 register is read.

Depending on the interrupt mask in the "PWM Interrupt Mask Register 2" (PWM_IMR2), an interrupt can be generated by these flags.

Sequence for Method 2:



- 1. Select the manual write of duty-cycle values and the automatic update by setting the field UPDM to '1' in the PWM SCM register
- 2. Define the synchronous channels by the bits SYNCx in the PWM SCM register.
- 3. Define the update period by the field UPR in the PWM_SCUP register.
- 4. Enable the synchronous channels by writing CHID0 in the PWM_ENA register.
- 5. If an update of the period value and/or of the dead-time values is required, write registers that need to be updated (PWM_CPRDUPDx, PWM_DTUPDx), else go to Step 8.
- 6. Set UPDULOCK to '1' in PWM_SCUC.
- 7. The update of these registers will occur at the beginning of the next PWM period. At this moment the bit UPDULOCK is reset, go to Step 5. for new values.
- 8. If an update of the duty-cycle values and/or the update period is required, check first that write of new update values is possible by polling the flag WRDY (or by waiting for the corresponding interrupt) in the PWM ISR2.
- 9. Write registers that need to be updated (PWM_CDTYUPDx, PWM_SCUPUPD).
- 10. The update of these registers will occur at the next PWM period of the synchronous channels when the Update Period is elapsed. Go to Step 8. for new values.

CCNT0 0x40 0x60 0x20 **CDTYUPD UPRUPD** 0x3 0x10x1 0x3 LIPR **UPRCNT** 0x0 0x1 0x0 0x0 0x1 0x2 0x0 0x2 0x10x1 0x0 0x3 0x20 0x40 0x60 CDTY WRDY

Figure 39-11. Method 2 (UPDM=1)

Method 3: Automatic write of duty-cycle values and automatic trigger of the update

In this mode, the update of the duty cycle values is made automatically by the Peripheral DMA Controller (PDC). The update of the period value, the dead-time values and the update period value must be done by writing in their respective update registers with the CPU (respectively PWM_CPRDUPDx, PWM_DTUPDx and PWM_SCUPUPD).

To trigger the update of the period value and the dead-time values, the user must use the bit UPDULOCK which allows to update synchronously (at the same PWM period) the synchronous channels:

- If the bit UPDULOCK is set to '1', the update is done at the next PWM period of the synchronous channels.
- If the UPDULOCK bit is not set to '1', the update is locked and cannot be performed.

After writing the UPDULOCK bit to '1', it is held at this value until the update occurs, then it is read 0.

The update of the duty-cycle values and the update period value is triggered automatically after an update period.

To configure the automatic update, the user must define a value for the Update Period by the field UPR in the PWM_SCUP register. The PWM controller waits UPR+1 periods of synchronous channels before updating automatically the duty values and the update period value.

Using the PDC removes processor overhead by reducing its intervention during the transfer. This significantly reduces the number of clock cycles required for a data transfer, which improves microcontroller performance.

The PDC must write the duty-cycle values in the synchronous channels index order. For example if the channels 0, 1 and 3 are synchronous channels, the PDC must write the duty-cycle of the channel 0 first, then the duty-cycle of the channel 1, and finally the duty-cycle of the channel 3.

The status of the PDC transfer is reported in the PWM_ISR2 by the following flags:

- WRDY: this flag is set to '1' when the PWM Controller is ready to receive new duty-cycle values and a new
 update period value. It is reset to '0' when the PWM_ISR2 is read. The user can choose to synchronize the
 WRDY flag and the PDC transfer request with a comparison match (see Section 39.6.3 "PWM Comparison
 Units"), by the fields PTRM and PTRCS in the PWM_SCM register.
- ENDTX: this flag is set to '1' when a PDC transfer is completed
- TXBUFE: this flag is set to '1' when the PDC buffer is empty (no pending PDC transfers)
- UNRE: this flag is set to '1' when the update period defined by the UPR field has elapsed while the whole data has not been written by the PDC. It is reset to '0' when the PWM_ISR2 is read.

Depending on the interrupt mask in the PWM IMR2, an interrupt can be generated by these flags.

Sequence for Method 3:

- 1. Select the automatic write of duty-cycle values and automatic update by setting the field UPDM to 2 in the PWM SCM register.
- 2. Define the synchronous channels by the bits SYNCx in the PWM_SCM register.
- 3. Define the update period by the field UPR in the PWM SCUP register.
- 4. Define when the WRDY flag and the corresponding PDC transfer request must be set in the update period by the PTRM bit and the PTRCS field in the PWM_SCM register (at the end of the update period or when a comparison matches).
- 5. Define the PDC transfer settings for the duty-cycle values and enable it in the PDC registers
- 6. Enable the synchronous channels by writing CHID0 in the PWM ENA register.
- 7. If an update of the period value and/or of the dead-time values is required, write registers that need to be updated (PWM_CPRDUPDx, PWM_DTUPDx), else go to Step 10.
- 8. Set UPDULOCK to '1' in PWM_SCUC.
- 9. The update of these registers will occur at the beginning of the next PWM period. At this moment the bit UPDULOCK is reset, go to Step 7. for new values.
- 10. If an update of the update period value is required, check first that write of a new update value is possible by polling the flag WRDY (or by waiting for the corresponding interrupt) in the PWM_ISR2, else go to Step 13.
- 11. Write the register that needs to be updated (PWM_SCUPUPD).
- 12. The update of this register will occur at the next PWM period of the synchronous channels when the Update Period is elapsed. Go to Step 10. for new values.
- 13. Check the end of the PDC transfer by the flag ENDTX. If the transfer has ended, define a new PDC transfer in the PDC registers for new duty-cycle values. Go to Step 5.



Figure 39-12. Method 3 (UPDM=2 and PTRM=0)






Figure 39-13. Method 3 (UPDM=2 and PTRM=1 and PTRCS=0)



39.6.3 PWM Comparison Units

The PWM provides 8 independent comparison units able to compare a programmed value with the current value of the channel 0 counter (which is the channel counter of all synchronous channels, Section 39.6.2.7 "Synchronous Channels"). These comparisons are intended to generate pulses on the event lines (used to synchronize ADC, see Section 39.6.4 "PWM Event Lines"), to generate software interrupts and to trigger PDC transfer requests for the synchronous channels (see "Method 3: Automatic write of duty-cycle values and automatic trigger of the update" on page 944).

Figure 39-14. Comparison Unit Block Diagram



The comparison x matches when it is enabled by the bit CEN in the "PWM Comparison x Mode Register" (PWM_CMPMx for the comparison x) and when the counter of the channel 0 reaches the comparison value defined by the field CV in "PWM Comparison x Value Register" (PWM_CMPVx for the comparison x). If the counter of the channel 0 is center aligned (CALG = 1 in "PWM Channel Mode Register"), the bit CVM (in PWM_CMPVx) defines if the comparison is made when the counter is counting up or counting down (in left alignment mode CALG = 0, this bit is useless).

If a fault is active on the channel 0, the comparison is disabled and cannot match (see Section 39.6.2.6 "Fault Protection").

The user can define the periodicity of the comparison x by the fields CTR and CPR (in PWM_CMPVx). The comparison is performed periodically once every CPR+1 periods of the counter of the channel 0, when the value of the comparison period counter CPRCNT (in PWM_CMPMx) reaches the value defined by CTR. CPR is the maximum value of the comparison period counter CPRCNT. If CPR=CTR=0, the comparison is performed at each period of the counter of the channel 0.

The comparison x configuration can be modified while the channel 0 is enabled by using the "PWM Comparison x Mode Update Register" (PWM_CMPMUPDx registers for the comparison x). In the same way, the comparison x value can be modified while the channel 0 is enabled by using the "PWM Comparison x Value Update Register" (PWM_CMPVUPDx registers for the comparison x).


The update of the comparison x configuration and the comparison x value is triggered periodically after the comparison x update period. It is defined by the field CUPR in the PWM_CMPMx. The comparison unit has an update period counter independent from the period counter to trigger this update. When the value of the comparison update period counter CUPRCNT (in PWM_CMPMx) reaches the value defined by CUPR, the update is triggered. The comparison x update period CUPR itself can be updated while the channel 0 is enabled by using the PWM_CMPMUPDx register.

<u>CAUTION:</u> to be taken into account, the write of the register PWM_CMPVUPDx must be followed by a write of the register PWM_CMPMUPDx.

The comparison match and the comparison update can be source of an interrupt, but only if it is enabled and not masked. These interrupts can be enabled by the "PWM Interrupt Enable Register 2" and disabled by the "PWM Interrupt Disable Register 2". The comparison match interrupt and the comparison update interrupt are reset by reading the "PWM Interrupt Status Register 2".



Figure 39-15. Comparison Waveform




39.6.4 PWM Event Lines

The PWM provides 2 independent event lines intended to trigger actions in other peripherals (in particular for ADC (Analog-to-Digital Converter)).

A pulse (one cycle of the master clock (MCK)) is generated on an event line, when at least one of the selected comparisons is matching. The comparisons can be selected or unselected independently by the CSEL bits in the "PWM Event Line x Register" (PWM_ELMRx for the Event Line x).

Figure 39-16. Event Line Block Diagram



39.6.5 PWM Controller Operations

39.6.5.1 Initialization

Before enabling the channels, they must have been configured by the software application:

- Unlock User Interface by writing the WPCMD field in the PWM_WPCR.
- Configuration of the clock generator (DIVA, PREA, DIVB, PREB in the PWM CLK register if required).
- Selection of the clock for each channel (CPRE field in PWM CMRx)
- Configuration of the waveform alignment for each channel (CALG field in PWM CMRx)
- Selection of the counter event selection (if CALG = 1) for each channel (CES field in PWM_CMRx)
- Configuration of the output waveform polarity for each channel (CPOL bit in PWM CMRx)
- Configuration of the period for each channel (CPRD in the PWM_CPRDx register). Writing in PWM_CPRDx register is possible while the channel is disabled. After validation of the channel, the user must use PWM CPRDUPDx register to update PWM CPRDx as explained below.
- Configuration of the duty-cycle for each channel (CDTY in the PWM_CDTYx register). Writing in PWM_CDTYx register is possible while the channel is disabled. After validation of the channel, the user must use PWM_CDTYUPDx register to update PWM_CDTYx as explained below.
- Configuration of the dead-time generator for each channel (DTH and DTL in PWM_DTx) if enabled (DTE bit
 in the PWM_CMRx). Writing in the PWM_DTx register is possible while the channel is disabled. After
 validation of the channel, the user must use PWM_DTUPDx register to update PWM_DTx
- Selection of the synchronous channels (SYNCx in the PWM SCM register)
- Selection of the moment when the WRDY flag and the corresponding PDC transfer request are set (PTRM and PTRCS in the PWM_SCM register)
- Configuration of the update mode (UPDM in PWM SCM register)
- Configuration of the update period (UPR in PWM_SCUP register) if needed
- Configuration of the comparisons (PWM CMPVx and PWM CMPMx)
- Configuration of the event lines (PWM_ELMRx)
- Configuration of the fault inputs polarity (FPOL in PWM FMR)
- Configuration of the fault protection (FMOD and FFIL in PWM FMR, PWM FPV and PWM FPE1)
- Enable of the Interrupts (writing CHIDx and FCHIDx in PWM_IER1, and writing WRDYE, ENDTXE, TXBUFE, UNRE, CMPMx and CMPUx in PWM_IER2)
- Enable of the PWM channels (writing CHIDx in the PWM ENA register)

39.6.5.2 Source Clock Selection Criteria

The large number of source clocks can make selection difficult. The relationship between the value in the "PWM Channel Period Register" (PWM_CPRDx) and the "PWM Channel Duty Cycle Register" (PWM_CDTYx) can help the user in choosing. The event number written in the Period Register gives the PWM accuracy. The Duty-Cycle quantum cannot be lower than 1/CPRDx value. The higher the value of PWM_CPRDx, the greater the PWM accuracy.

For example, if the user sets 15 (in decimal) in PWM_CPRDx, the user is able to set a value from between 1 up to 14 in PWM_CDTYx. The resulting duty-cycle quantum cannot be lower than 1/15 of the PWM period.

39.6.5.3 Changing the Duty-Cycle, the Period and the Dead-Times

It is possible to modulate the output waveform duty-cycle, period and dead-times.

To prevent unexpected output waveform, the user must use the "PWM Channel Duty Cycle Update Register" (PWM_CDTYUPDx), the "PWM Channel Period Update Register" (PWM_CPRDUPDx) and the "PWM Channel Dead Time Update Register" (PWM_DTUPDx) to change waveform parameters while the channel is still enabled.



- If the channel is an asynchronous channel (SYNCx = 0 in "PWM Sync Channels Mode Register" (PWM_SCM)), these registers hold the new period, duty-cycle and dead-times values until the end of the current PWM period and update the values for the next period.
- If the channel is a synchronous channel and update method 0 is selected (SYNCx = 1 and UPDM = 0 in PWM_SCM register), these registers hold the new period, duty-cycle and dead-times values until the bit UPDULOCK is written at '1' (in "PWM Sync Channels Update Control Register" (PWM_SCUC)) and the end of the current PWM period, then update the values for the next period.
- If the channel is a synchronous channel and update method 1 or 2 is selected (SYNCx = 1 and UPDM = 1 or 2 in PWM SCM register):
 - registers PWM_CPRDUPDx and PWM_DTUPDx hold the new period and dead-times values until the bit UPDULOCK is written at '1' (in PWM_SCUC) and the end of the current PWM period, then update the values for the next period.
 - register PWM_CDTYUPDx holds the new duty-cycle value until the end of the update period of synchronous channels (when UPRCNT is equal to UPR in "PWM Sync Channels Update Period Register" (PWM_SCUP)) and the end of the current PWM period, then updates the value for the next period.

Note: If the update registers PWM_CDTYUPDx, PWM_CPRDUPDx and PWM_DTUPDx are written several times between two updates, only the last written value is taken into account.

User's Writing User's Writing User's Writing PWM DTUPDx Value PWM CPRDUPDx Value PWM_CDTYUPDx Value PWM_CPRDx PWM_CDTYx PWM DTx - If Asynchronous Channel -> End of PWM period - If Synchronous Channel -> End of PWM period and UPDULOCK = 1 - If Asynchronous Channel -> End of PWM period - If Synchronous Channel - If UPDM = 0-> End of PWM period and UPDULOCK = 1 - If UPDM = 1 or 2

Figure 39-17. Synchronized Period, Duty-Cycle and Dead-Times Update

39.6.5.4 Changing the Synchronous Channels Update Period

It is possible to change the update period of synchronous channels while they are enabled. (See "Method 2: Manual write of duty-cycle values and automatic trigger of the update" on page 943 and "Method 3: Automatic write of duty-cycle values and automatic trigger of the update" on page 944.)

-> End of PWM period and end of Update Period




To prevent an unexpected update of the synchronous channels registers, the user must use the "PWM Sync Channels Update Period Update Register" (PWM_SCUPUPD) to change the update period of synchronous channels while they are still enabled. This register holds the new value until the end of the update period of synchronous channels (when UPRCNT is equal to UPR in PWM_SCUP) and the end of the current PWM period, then updates the value for the next period.

Note: If the update register PWM_SCUPUPD is written several times between two updates, only the last written value is taken into account.

Note: Changing the update period does make sense only if there is one or more synchronous channels and if the update method 1 or 2 is selected (UPDM = 1 or 2 in "PWM Sync Channels Mode Register").

Figure 39-18. Synchronized Update of Update Period Value of Synchronous Channels



39.6.5.5 Changing the Comparison Value and the Comparison Configuration

It is possible to change the comparison values and the comparison configurations while the channel 0 is enabled (see Section 39.6.3 "PWM Comparison Units").


To prevent unexpected comparison match, the user must use the "PWM Comparison x Value Update Register" (PWM_CMPVUPDx) and the "PWM Comparison x Mode Update Register" (PWM_CMPMUPDx) to change respectively the comparison values and the comparison configurations while the channel 0 is still enabled. These registers hold the new values until the end of the comparison update period (when CUPRCNT is equal to CUPR in "PWM Comparison x Mode Register" (PWM_CMPMx) and the end of the current PWM period, then update the values for the next period.

CAUTION: The write of the register PWM_CMPVUPDx must be followed by a write of the register PWM CMPMUPDx.

Note: If the update registers PWM_CMPVUPDx and PWM_CMPMUPDx are written several times between two updates, only the last written value are taken into account.



Figure 39-19. Synchronized Update of Comparison Values and Configurations



end of Comparison Update Period

39.6.5.6 Interrupts

Depending on the interrupt mask in the PWM_IMR1 and PWM_IMR2, an interrupt can be generated at the end of the corresponding channel period (CHIDx in the PWM Interrupt Status Register 1 (PWM ISR1)), after a fault event (FCHIDx in the PWM ISR1), after a comparison match (CMPMx in the PWM ISR2), after a comparison update (CMPUx in the PWM ISR2) or according to the transfer mode of the synchronous channels (WRDY, ENDTX, TXBUFE and UNRE in the PWM ISR2).

If the interrupt is generated by the flags CHIDx or FCHIDx, the interrupt remains active until a read operation in the PWM ISR1 occurs.

If the interrupt is generated by the flags WRDY or UNRE or CMPMx or CMPUx, the interrupt remains active until a read operation in the PWM_ISR2 occurs.

A channel interrupt is enabled by setting the corresponding bit in PWM_IER1 and PWM_IER2. A channel interrupt is disabled by setting the corresponding bit in PWM_IDR1 and PWM_IDR2.

39.6.5.7 Register Write Protection

To prevent any single software error that may corrupt PWM behavior, the registers listed below can be writeprotected by writing the field WPCMD in the "PWM Write Protection Control Register" (PWM WPCR). They are divided into six groups:

- Register group 0:
 - "PWM Clock Register" on page 957
- Register group 1:
 - "PWM Disable Register" on page 959
- Register group 2:
 - "PWM Sync Channels Mode Register" on page 965
 - "PWM Channel Mode Register" on page 993
 - "PWM Stepper Motor Mode Register" on page 985
- Register group 3:
 - "PWM Channel Period Register" on page 997



- "PWM Channel Period Update Register" on page 998
- Register group 4:
 - "PWM Channel Dead Time Register" on page 1000
 - "PWM Channel Dead Time Update Register" on page 1001
- Register group 5:
 - "PWM Fault Mode Register" on page 979
 - "PWM Fault Protection Value Register" on page 982

There are two types of Write Protection:

- SW Write Protect—can be enabled or disabled by software
- HW Write Protect—can be enabled by software but only disabled by a hardware reset of the PWM controller

Both types of Write Protect can be applied independently to a particular register group by means of the WPCMD and WPRGx fields in the PWM_WPCR. If at least one Write Protect is active, the register group is write-protected. The value of field WPCMD defines the action to be performed:

- 0: disables SW Write Protect of the register groups of which the bit WPRGx is at '1'
- 1: enables SW Write Protect of the register groups of which the bit WPRGx is at '1'
- 2: enables HW Write Protect of the register groups of which the bit WPRGx is at '1'

At any time, the user can determine which Write Protect is active in which register group by the fields WPSWS and WPHWS in the "PWM Write Protection Status Register" (PWM_WPSR).

If a write access in a write-protected register is detected, then the WPVS flag in the PWM_WPSR is set and the field WPVSRC indicates in which register the write access has been attempted, through its address offset without the two LSBs.

The WPVS and WPVSRC fields are automatically cleared after reading the PWM WPSR.



39.7 Pulse Width Modulation Controller (PWM) User Interface

Table 39-6. Register Mapping

Offset	Register	Name	Access	Reset
0x00	PWM Clock Register	PWM_CLK	Read/Write	0x0
0x04	PWM Enable Register	PWM_ENA	Write-only	_
80x0	PWM Disable Register	PWM_DIS	Write-only	_
0x0C	PWM Status Register	PWM_SR	Read-only	0x0
0x10	PWM Interrupt Enable Register 1	PWM_IER1	Write-only	-
0x14	PWM Interrupt Disable Register 1	PWM_IDR1	Write-only	-
0x18	PWM Interrupt Mask Register 1	PWM_IMR1	Read-only	0x0
0x1C	PWM Interrupt Status Register 1	PWM_ISR1	Read-only	0x0
0x20	PWM Sync Channels Mode Register	PWM_SCM	Read/Write	0x0
0x24	Reserved	_	-	_
0x28	PWM Sync Channels Update Control Register	PWM_SCUC	Read/Write	0x0
0x2C	PWM Sync Channels Update Period Register	PWM_SCUP	Read/Write	0x0
0x30	PWM Sync Channels Update Period Update Register	PWM_SCUPUPD	Write-only	0x0
0x34	PWM Interrupt Enable Register 2	PWM_IER2	Write-only	_
0x38	PWM Interrupt Disable Register 2	PWM_IDR2	Write-only	_
0x3C	PWM Interrupt Mask Register 2	PWM_IMR2	Read-only	0x0
0x40	PWM Interrupt Status Register 2	PWM_ISR2	Read-only	0x0
0x44	PWM Output Override Value Register	PWM_OOV	Read/Write	0x0
0x48	PWM Output Selection Register	PWM_OS	Read/Write	0x0
0x4C	PWM Output Selection Set Register	PWM_OSS	Write-only	_
0x50	PWM Output Selection Clear Register	PWM_OSC	Write-only	_
0x54	PWM Output Selection Set Update Register	PWM_OSSUPD	Write-only	_
0x58	PWM Output Selection Clear Update Register	PWM_OSCUPD	Write-only	_
0x5C	PWM Fault Mode Register	PWM_FMR	Read/Write	0x0
0x60	PWM Fault Status Register	PWM_FSR	Read-only	0x0
0x64	PWM Fault Clear Register	PWM_FCR	Write-only	_
0x68	PWM Fault Protection Value Register	PWM_FPV	Read/Write	0x0
0x6C	PWM Fault Protection Enable Register	PWM_FPE	Read/Write	0x0
0x70–0x78	Reserved	_	_	_
0x7C	PWM Event Line 0 Mode Register	PWM_ELMR0	Read/Write	0x0
0x80	PWM Event Line 1 Mode Register	PWM_ELMR1	Read/Write	0x0
0x84-0x9C	Reserved	_	-	_
0xA0-0xAC	Reserved	-	-	_
0xB0	PWM Stepper Motor Mode Register	PWM_SMMR	Read/Write	0x0

Table 39-6. Register Mapping (Continued)

Offset	Register	Name	Access	Reset
0xB4-0xBC	Reserved	_	_	_
0xC0-0xE0	Reserved	_	_	_
0xE4	PWM Write Protection Control Register	PWM_WPCR	Write-only	-
0xE8	PWM Write Protection Status Register	PWM_WPSR	Read-only	0x0
0xEC-0xFC	Reserved	_	_	-
0x100–0x128	Reserved for PDC registers	_	-	_
0x12C	Reserved	_	-	-
0x130	PWM Comparison 0 Value Register	PWM_CMPV0	Read/Write	0x0
0x134	PWM Comparison 0 Value Update Register	PWM_CMPVUPD0	Write-only	_
0x138	PWM Comparison 0 Mode Register	PWM_CMPM0	Read/Write	0x0
0x13C	PWM Comparison 0 Mode Update Register	PWM_CMPMUPD0	Write-only	_
0x140	PWM Comparison 1 Value Register	PWM_CMPV1	Read/Write	0x0
0x144	PWM Comparison 1 Value Update Register	PWM_CMPVUPD1	Write-only	_
0x148	PWM Comparison 1 Mode Register	PWM_CMPM1	Read/Write	0x0
0x14C	PWM Comparison 1 Mode Update Register	PWM_CMPMUPD1	Write-only	_
0x150	PWM Comparison 2 Value Register	PWM_CMPV2	Read/Write	0x0
0x154	PWM Comparison 2 Value Update Register	PWM_CMPVUPD2	Write-only	_
0x158	PWM Comparison 2 Mode Register	PWM_CMPM2	Read/Write	0x0
0x15C	PWM Comparison 2 Mode Update Register	PWM_CMPMUPD2	Write-only	_
0x160	PWM Comparison 3 Value Register	PWM_CMPV3	Read/Write	0x0
0x164	PWM Comparison 3 Value Update Register	PWM_CMPVUPD3	Write-only	_
0x168	PWM Comparison 3 Mode Register	PWM_CMPM3	Read/Write	0x0
0x16C	PWM Comparison 3 Mode Update Register	PWM_CMPMUPD3	Write-only	_
0x170	PWM Comparison 4 Value Register	PWM_CMPV4	Read/Write	0x0
0x174	PWM Comparison 4 Value Update Register	PWM_CMPVUPD4	Write-only	_
0x178	PWM Comparison 4 Mode Register	PWM_CMPM4	Read/Write	0x0
0x17C	PWM Comparison 4 Mode Update Register	PWM_CMPMUPD4	Write-only	_
0x180	PWM Comparison 5 Value Register	PWM_CMPV5	Read/Write	0x0
0x184	PWM Comparison 5 Value Update Register	PWM_CMPVUPD5	Write-only	_
0x188	PWM Comparison 5 Mode Register	PWM_CMPM5	Read/Write	0x0
0x18C	PWM Comparison 5 Mode Update Register	PWM_CMPMUPD5	Write-only	_
0x190	PWM Comparison 6 Value Register	PWM_CMPV6	Read/Write	0x0
0x194	PWM Comparison 6 Value Update Register	PWM_CMPVUPD6	Write-only	_
0x198	PWM Comparison 6 Mode Register	PWM_CMPM6	Read/Write	0x0
0x19C	PWM Comparison 6 Mode Update Register	PWM_CMPMUPD6	Write-only	_
0x1A0	PWM Comparison 7 Value Register	PWM_CMPV7	Read/Write	0x0
0x1A4	PWM Comparison 7 Value Update Register	PWM CMPVUPD7	Write-only	_



Table 39-6. Register Mapping (Continued)

Offset	Register	Name	Access	Reset
0x1A8	PWM Comparison 7 Mode Register	PWM_CMPM7	Read/Write	0x0
0x1AC	PWM Comparison 7 Mode Update Register	PWM_CMPMUPD7	Write-only	_
0x1B0-0x1FC	Reserved	_	_	I
0x200 + ch_num * 0x20 + 0x00	PWM Channel Mode Register ⁽¹⁾	PWM_CMR	Read/Write	0x0
0x200 + ch_num * 0x20 + 0x04	PWM Channel Duty Cycle Register ⁽¹⁾	PWM_CDTY	Read/Write	0x0
0x200 + ch_num * 0x20 + 0x08	PWM Channel Duty Cycle Update Register ⁽¹⁾	PWM_CDTYUPD	Write-only	_
0x200 + ch_num * 0x20 + 0x0C	PWM Channel Period Register ⁽¹⁾	PWM_CPRD	Read/Write	0x0
0x200 + ch_num * 0x20 + 0x10	PWM Channel Period Update Register ⁽¹⁾	PWM_CPRDUPD	Write-only	П
0x200 + ch_num * 0x20 + 0x14	PWM Channel Counter Register ⁽¹⁾	PWM_CCNT	Read-only	0x0
0x200 + ch_num * 0x20 + 0x18	PWM Channel Dead Time Register ⁽¹⁾	PWM_DT	Read/Write	0x0
0x200 + ch_num * 0x20 + 0x1C	PWM Channel Dead Time Update Register ⁽¹⁾	PWM_DTUPD	Write-only	-

Notes: 1. Some registers are indexed with "ch_num" index ranging from 0 to 3.

39.7.1 PWM Clock Register

Name: PWM_CLK
Address: 0x40020000
Access: Read/Write

A00033.	r (Caa) vviite						
31	30	29	28	27	26	25	24
_	_	_	_		PR	EB	
23	22	21	20	19	18	17	16
			Dľ	VB			
15	14	13	12	11	10	9	8
_	_	_	_		PR	EA	
7	6	5	4	3	2	1	0
			DI	VA			

This register can only be written if bits WPSWS0 and WPHWS0 are cleared in the "PWM Write Protection Status Register"

• DIVA, DIVB: CLKA, CLKB Divide Factor

DIVA, DIVB	CLKA, CLKB
0	CLKA, CLKB clock is turned off
1	CLKA, CLKB clock is clock selected by PREA, PREB
2–255	CLKA, CLKB clock is clock selected by PREA, PREB divided by DIVA, DIVB factor.

• PREA, PREB: CLKA, CLKB Source Clock Selection

PREA, PREB			Divider Input Clock	
0	0	0	0	MCK
0	0	0	1	MCK/2
0	0	1	0	MCK/4
0	0	1	1	MCK/8
0	1	0	0	MCK/16
0	1	0	1	MCK/32
0	1	1	0	MCK/64
0	1	1	1	MCK/128
1	0	0	0	MCK/256
1	0	0	1	MCK/512
1	0	1	0	MCK/1024
Other				Reserved



39.7.2 PWM Enable Register

Name: PWM_ENA
Address: 0x40020004
Access: Write only

Access:	Write-only						
31	30	29	28	27	26	25	24
_	-	_	_	_	-	-	_
23	22	21	20	19	18	17	16
_	-	_	_	_	-	-	_
15	14	13	12	11	10	9	8
_	-	_	_	_	_	_	_
7	6	5	4	3	2	1	0
_	_	_	_	CHID3	CHID2	CHID1	CHID0

• CHIDx: Channel ID

0: No effect.

1: Enable PWM output for channel x.

39.7.3 PWM Disable Register

Name: PWM_DIS
Address: 0x40020008

Access:	Write-only						
31	30	29	28	27	26	25	24
_	_	_	-	-	_	_	_
23	22	21	20	19	18	17	16
_	_	_	-	-	_	_	_
15	14	13	12	11	10	9	8
_	_	_	_	_	-	_	_
7	6	5	4	3	2	1	0
_	_	_	_	CHID3	CHID2	CHID1	CHID0

This register can only be written if bits WPSWS1 and WPHWS1 are cleared in the "PWM Write Protection Status Register"

• CHIDx: Channel ID

0: No effect.

1: Disable PWM output for channel x.



39.7.4 PWM Status Register

Name: PWM_SR
Address: 0x4002000C
Access: Read-only

Access:	Read-only						
31	30	29	28	27	26	25	24
_	_	-	-	-	-	-	-
23	22	21	20	19	18	17	16
_	-	-	-	-	_	-	-
15	14	13	12	11	10	9	8
_	_	_	_	_	_	_	_
7	6	5	4	3	2	1	0
_	_	_	_	CHID3	CHID2	CHID1	CHID0

• CHIDx: Channel ID

0: PWM output for channel x is disabled.

^{1:} PWM output for channel x is enabled.

39.7.5 PWM Interrupt Enable Register 1

Name: PWM_IER1
Address: 0x40020010
Access: Write-only

Access:	Write-only						
31	30	29	28	27	26	25	24
_	_	_	_	-	_	_	-
23	22	21	20	19	18	17	16
_	_	-	_	FCHID3	FCHID2	FCHID1	FCHID0
15	14	13	12	11	10	9	8
_	_	_	_	_	_	_	_
7	6	5	4	3	2	1	0
_	_	_	_	CHID3	CHID2	CHID1	CHID0

[•] CHIDx: Counter Event on Channel x Interrupt Enable



[•] FCHIDx: Fault Protection Trigger on Channel x Interrupt Enable

39.7.6 PWM Interrupt Disable Register 1

PWM_IDR1

Name:

7

Address: 0x40020014 Access: Write-only 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 FCHID3 FCHID2 FCHID1 FCHID0 15 12 10 9 8 14 13 11

3

CHID3

2

CHID2

1

CHID1

0

CHID0

4

_

6

_

5

_

CHIDx: Counter Event on Channel x Interrupt Disable

[•] FCHIDx: Fault Protection Trigger on Channel x Interrupt Disable

39.7.7 PWM Interrupt Mask Register 1

Name: PWM_IMR1
Address: 0x40020018
Access: Read-only

Access:	Read-only						
31	30	29	28	27	26	25	24
_	_	_	-	_	_	-	_
23	22	21	20	19	18	17	16
_	-	_	_	FCHID3	FCHID2	FCHID1	FCHID0
15	14	13	12	11	10	9	8
_	_	ı	_	_	-	_	_
7	6	5	4	3	2	1	0
_	_	_	_	CHID3	CHID2	CHID1	CHID0
				•	•	•	

CHIDx: Counter Event on Channel x Interrupt Mask



[•] FCHIDx: Fault Protection Trigger on Channel x Interrupt Mask

39.7.8 PWM Interrupt Status Register 1

Name: PWM_ISR1
Address: 0x4002001C
Access: Read-only

Access:	Read-only						
31	30	29	28	27	26	25	24
_	-	_	-	-	-	-	_
23	22	21	20	19	18	17	16
_	_	_	_	FCHID3	FCHID2	FCHID1	FCHID0
15	14	13	12	11	10	9	8
_	_	_	_	_	_	_	_
7	6	5	4	3	2	1	0
_	_	_	_	CHID3	CHID2	CHID1	CHID0

• CHIDx: Counter Event on Channel x

0: No new counter event has occurred since the last read of the PWM_ISR1.

1: At least one counter event has occurred since the last read of the PWM_ISR1.

• FCHIDx: Fault Protection Trigger on Channel x

0: No new trigger of the fault protection since the last read of the PWM_ISR1.

1: At least one trigger of the fault protection since the last read of the PWM_ISR1.

Note: Reading PWM_ISR1 automatically clears CHIDx and FCHIDx flags.

39.7.9 PWM Sync Channels Mode Register

PWM_SCM Name: 0x40020020 Address: Access: Read/Write 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 **PTRCS** PTRM **UPDM** 10 9 15 14 13 12 11 8

This register can only be written if bits WPSWS2 and WPHWS2 are cleared in the "PWM Write Protection Status Register"

3

SYNC3

2

SYNC2

1

SYNC1

• SYNCx: Synchronous Channel x

7

0: Channel x is not a synchronous channel.

6

_

5

_

1: Channel x is a synchronous channel.

• UPDM: Synchronous Channels Update Mode

Value	Name	Description
0	MODE0	Manual write of double buffer registers and manual update of synchronous channels ⁽¹⁾
1	MODE1	Manual write of double buffer registers and automatic update of synchronous channels ⁽²⁾
2	MODE2	Automatic write of duty-cycle update registers by the PDC and automatic update of synchronous channels ⁽²⁾

Notes: 1. The update occurs at the beginning of the next PWM period, when the UPDULOCK bit in "PWM Sync Channels Update Control Register" is set.

2. The update occurs when the Update Period is elapsed.

• PTRM: PDC Transfer Request Mode

UPDM	PTRM	WRDY Flag and PDCTransfer Request
0	х	The WRDY flag in "PWM Interrupt Status Register 2" and the PDC transfer request are never set to '1'.
1	х	The WRDY flag in "PWM Interrupt Status Register 2" is set to '1' as soon as the update period is elapsed, the PDCtransfer request is never set to '1'.
2	0	The WRDY flag in "PWM Interrupt Status Register 2" and the PDC transfer request are set to '1' as soon as the update period is elapsed.
2	1	The WRDY flag in "PWM Interrupt Status Register 2" and the PDC transfer request are set to '1' as soon as the selected comparison matches.

• PTRCS: PDC Transfer Request Comparison Selection

Selection of the comparison used to set the flag WRDY and the corresponding PDC transfer request.



0

SYNC0

39.7.10 PWM Sync Channels Update Control Register

PWM_SCUC Address: 0x40020028 Access: Read/Write 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 13 12 10 9 8 14 11 7 2 0 6 5 4 3 _ _ **UPDULOCK** _ _ _ _ _

• UPDULOCK: Synchronous Channels Update Unlock

0: No effect

Name:

This bit is automatically reset when the update is done.

^{1:} If the UPDM field is set to '0' in "PWM Sync Channels Mode Register", writing the UPDULOCK bit to '1' triggers the update of the period value, the duty-cycle and the dead-time values of synchronous channels at the beginning of the next PWM period. If the field UPDM is set to '1' or '2', writing the UPDULOCK bit to '1' triggers only the update of the period value and of the dead-time values of synchronous channels.

39.7.11 PWM Sync Channels Update Period Register

Name:	PWM_SCUP							
Address:	0x4002002C							
Access:	Read/Write							
31	30	29	28	27	26	25	24	
_	-	_	_	_	_	_	_	
23	22	21	20	19	18	17	16	
_	_	-	_	-	_	-	_	
15	14	13	12	11	10	9	8	
_	_	_	_	_	_	_	_	
7	6	5	4	3	2	1	0	
	UPRCNT				UPR			

• UPR: Update Period

Defines the time between each update of the synchronous channels if automatic trigger of the update is activated (UPDM = 1 or UPDM = 2 in "PWM Sync Channels Mode Register"). This time is equal to UPR+1 periods of the synchronous channels.

• UPRCNT: Update Period Counter

Reports the value of the Update Period Counter.



39.7.12 PWM Sync Channels Update Period Update Register

_

Name: PWM_SCUPUPD Address: 0x40020030 Access: Write-only

This register acts as a double buffer for the UPR value. This prevents an unexpected automatic trigger of the update of synchronous channels.

_

UPRUPD

• UPRUPD: Update Period Update

_

_

Defines the wanted time between each update of the synchronous channels if automatic trigger of the update is activated (UPDM = 1 or UPDM = 2 in "PWM Sync Channels Mode Register"). This time is equal to UPR+1 periods of the synchronous channels.

39.7.13 PWM Interrupt Enable Register 2

Name: PWM_IER2
Address: 0x40020034
Access: Write-only

Access:	Write-only						
31	30	29	28	27	26	25	24
_	-	-	_	_	_	-	_
23	22	21	20	19	18	17	16
CMPU7	CMPU6	CMPU5	CMPU4	CMPU3	CMPU2	CMPU1	CMPU0
15	14	13	12	11	10	9	8
CMPM7	CMPM6	CMPM5	CMPM4	CMPM3	CMPM2	CMPM1	CMPM0
7	6	5	4	3	2	1	0
_	_	_	_	UNRE	TXBUFE	ENDTX	WRDY

• WRDY: Write Ready for Synchronous Channels Update Interrupt Enable

• ENDTX: PDC End of TX Buffer Interrupt Enable

• TXBUFE: PDC TX Buffer Empty Interrupt Enable

• UNRE: Synchronous Channels Update Underrun Error Interrupt Enable

• CMPMx: Comparison x Match Interrupt Enable

• CMPUx: Comparison x Update Interrupt Enable



39.7.14 PWM Interrupt Disable Register 2

Name: PWM_IDR2
Address: 0x40020038
Access: Write-only

Access:	write-only						
31	30	29	28	27	26	25	24
_	_	_	-	_	_	_	_
23	22	21	20	19	18	17	16
CMPU7	CMPU6	CMPU5	CMPU4	CMPU3	CMPU2	CMPU1	CMPU0
15	14	13	12	11	10	9	8
CMPM7	CMPM6	CMPM5	CMPM4	СМРМ3	CMPM2	CMPM1	CMPM0
7	6	5	4	3	2	1	0
_	_	_	-	UNRE	TXBUFE	ENDTX	WRDY

- WRDY: Write Ready for Synchronous Channels Update Interrupt Disable
- ENDTX: PDC End of TX Buffer Interrupt Disable
- TXBUFE: PDC TX Buffer Empty Interrupt Disable
- UNRE: Synchronous Channels Update Underrun Error Interrupt Disable
- CMPMx: Comparison x Match Interrupt Disable
- CMPUx: Comparison x Update Interrupt Disable

39.7.15 PWM Interrupt Mask Register 2

Name: PWM_IMR2
Address: 0x4002003C
Access: Read-only

Access:	Read-only						
31	30	29	28	27	26	25	24
_	-	-	-	_	-	-	-
23	22	21	20	19	18	17	16
CMPU7	CMPU6	CMPU5	CMPU4	CMPU3	CMPU2	CMPU1	CMPU0
15	14	13	12	11	10	9	8
CMPM7	CMPM6	CMPM5	CMPM4	СМРМ3	CMPM2	CMPM1	CMPM0
7	6	5	4	3	2	1	0
_	_	_	_	UNRF	TXBUFF	FNDTX	WRDY

• WRDY: Write Ready for Synchronous Channels Update Interrupt Mask

• ENDTX: PDC End of TX Buffer Interrupt Mask

• TXBUFE: PDC TX Buffer Empty Interrupt Mask

• UNRE: Synchronous Channels Update Underrun Error Interrupt Mask

• CMPMx: Comparison x Match Interrupt Mask

• CMPUx: Comparison x Update Interrupt Mask



39.7.16 PWM Interrupt Status Register 2

 Name:
 PWM_ISR2

 Address:
 0x40020040

 Access:
 Read-only

Access:	Read-only						
31	30	29	28	27	26	25	24
_	_	-	_	_	_	_	-
23	22	21	20	19	18	17	16
CMPU7	CMPU6	CMPU5	CMPU4	CMPU3	CMPU2	CMPU1	CMPU0
	-	-	-	-		-	-
15	14	13	12	11	10	9	8
CMPM7	CMPM6	CMPM5	CMPM4	CMPM3	CMPM2	CMPM1	CMPM0
7	6	5	4	3	2	1	0
_	_	_	_	UNRE	TXBUFE	ENDTX	WRDY

. WRDY: Write Ready for Synchronous Channels Update

0: New duty-cycle and dead-time values for the synchronous channels cannot be written.

1: New duty-cycle and dead-time values for the synchronous channels can be written.

. ENDTX: PDC End of TX Buffer

0: The Transmit Counter register has not reached 0 since the last write of the PDC.

1: The Transmit Counter register has reached 0 since the last write of the PDC.

TXBUFE: PDC TX Buffer Empty

0: PWM TCR or PWM TCNR has a value other than 0.

1: Both PWM_TCR and PWM_TCNR have a value other than 0.

UNRE: Synchronous Channels Update Underrun Error

0: No Synchronous Channels Update Underrun has occurred since the last read of the PWM_ISR2 register.

1: At least one Synchronous Channels Update Underrun has occurred since the last read of the PWM ISR2 register.

• CMPMx: Comparison x Match

0: The comparison x has not matched since the last read of the PWM_ISR2 register.

1: The comparison x has matched at least one time since the last read of the PWM_ISR2 register.

CMPUx: Comparison x Update

0: The comparison x has not been updated since the last read of the PWM ISR2 register.

1: The comparison x has been updated at least one time since the last read of the PWM_ISR2 register.

Note: Reading PWM ISR2 automatically clears flags WRDY, UNRE and CMPSx.



39.7.17 PWM Output Override Value Register

Name: PWM_OOV
Address: 0x40020044
Access: Poad/Write

Access:	Read/Write						
31	30	29	28	27	26	25	24
_	-	_	_	_	_	_	-
23	22	21	20	19	18	17	16
_	_	_	_	OOVL3	OOVL2	OOVL1	OOVL0
15	14	13	12	11	10	9	8
_	_	-	-	_	-	_	
7	6	5	4	3	2	1	0
_	-	_	_	OOVH3	OOVH2	OOVH1	OOVH0

• OOVHx: Output Override Value for PWMH output of the channel x

0: Override value is 0 for PWMH output of channel x.

1: Override value is 1 for PWMH output of channel x.

• OOVLx: Output Override Value for PWML output of the channel x

0: Override value is 0 for PWML output of channel x.

1: Override value is 1 for PWML output of channel x.



39.7.18 PWM Output Selection Register

Name: PWM_OS
Address: 0x40020048
Access: Read/Write

Access:	Read/Write						
31	30	29	28	27	26	25	24
_	_	_	_	-	_	_	_
23	22	21	20	19	18	17	16
_	_	_	_	OSL3	OSL2	OSL1	OSL0
15	14	13	12	11	10	9	8
_	_	-	-	_	-	-	_
7	6	5	4	3	2	1	0
_	_	_	_	OSH3	OSH2	OSH1	OSH0

• OSHx: Output Selection for PWMH output of the channel x

0: Dead-time generator output DTOHx selected as PWMH output of channel x.

• OSLx: Output Selection for PWML output of the channel x

0: Dead-time generator output DTOLx selected as PWML output of channel x.

1: Output override value OOVLx selected as PWML output of channel x.

^{1:} Output override value OOVHx selected as PWMH output of channel x.

39.7.19 PWM Output Selection Set Register

Name: PWM_OSS
Address: 0x4002004C

Access:	Write-only						
31	30	29	28	27	26	25	24
_	_	-	_	_	-	-	-
23	22	21	20	19	18	17	16
_	_	-	_	OSSL3	OSSL2	OSSL1	OSSL0
15	14	13	12	11	10	9	8
_	_	_	_	_	_	_	_
7	6	5	4	3	2	1	0
_	_	-	_	OSSH3	OSSH2	OSSH1	OSSH0

• OSSHx: Output Selection Set for PWMH output of the channel x

0: No effect.

• OSSLx: Output Selection Set for PWML output of the channel x

0: No effect.

1: Output override value OOVLx selected as PWML output of channel x.



^{1:} Output override value OOVHx selected as PWMH output of channel x.

39.7.20 PWM Output Selection Clear Register

Name: PWM_OSC
Address: 0x40020050
Access: Write-only

Access:	Write-only						
31	30	29	28	27	26	25	24
_	_	-	-	_	-	-	-
23	22	21	20	19	18	17	16
_	_	_	_	OSCL3	OSCL2	OSCL1	OSCL0
15	14	13	12	11	10	9	8
-		-	-	-	-	-	-
7	6	5	4	3	2	1	0
_	_	_	_	OSCH3	OSCH2	OSCH1	OSCH0

• OSCHx: Output Selection Clear for PWMH output of the channel x

0: No effect.

• OSCLx: Output Selection Clear for PWML output of the channel x

0: No effect.

^{1:} Dead-time generator output DTOHx selected as PWMH output of channel x.

^{1:} Dead-time generator output DTOLx selected as PWML output of channel x.

39.7.21 PWM Output Selection Set Update Register

Name: PWM_OSSUPD
Address: 0x40020054
Access: Write-only

Access:	Write-only						
31	30	29	28	27	26	25	24
_	-	_	_	_	_	-	-
23	22	21	20	19	18	17	16
_	_	_	_	OSSUPL3	OSSUPL2	OSSUPL1	OSSUPL0
15	14	13	12	11	10	9	8
_	_	ı	-		-	_	_
7	6	5	4	3	2	1	0
_	_	_	_	OSSUPH3	OSSUPH2	OSSUPH1	OSSUPH0

• OSSUPHx: Output Selection Set for PWMH output of the channel x

0: No effect.

• OSSUPLx: Output Selection Set for PWML output of the channel x

0: No effect.



^{1:} Output override value OOVHx selected as PWMH output of channel x at the beginning of the next channel x PWM period.

^{1:} Output override value OOVLx selected as PWML output of channel x at the beginning of the next channel x PWM period.

39.7.22 PWM Output Selection Clear Update Register

Name: PWM_OSCUPD
Address: 0x40020058
Access: Write-only

Access:	Write-only						
31	30	29	28	27	26	25	24
_	-	_	-	-	_	_	-
23	22	21	20	19	18	17	16
_	_	_	_	OSCUPL3	OSCUPL2	OSCUPL1	OSCUPL0
15	14	13	12	11	10	9	8
_	_	_	_	_	_	_	_
7	6	5	4	3	2	1	0
_	_	_	_	OSCUPH3	OSCUPH2	OSCUPH1	OSCUPH0

• OSCUPHx: Output Selection Clear for PWMH output of the channel x

0: No effect.

• OSCUPLx: Output Selection Clear for PWML output of the channel x

0: No effect.

^{1:} Dead-time generator output DTOHx selected as PWMH output of channel x at the beginning of the next channel x PWM period.

^{1:} Dead-time generator output DTOLx selected as PWML output of channel x at the beginning of the next channel x PWM period.

39.7.23 PWM Fault Mode Register

Name:	PWM_FMR						
Address:	0x4002005C						
Access:	Read/Write						
31	30	29	28	27	26	25	24
			_	-			
23	22	21	20	19	18	17	16
			FF	IL			
15	14	13	12	11	10	9	8
			FM	OD			
7	6	5	4	3	2	1	0
			FP	OL			

This register can only be written if bits WPSWS5 and WPHWS5 are cleared in the "PWM Write Protection Status Register"

• FPOL: Fault Polarity

For each field bit y (fault input number):

- 0: The fault y becomes active when the fault input y is at 0.
- 1: The fault y becomes active when the fault input y is at 1.

FMOD: Fault Activation Mode

For each field bit y (fault input number):

- 0: The fault y is active until the Fault condition is removed at the peripheral⁽¹⁾ level.
- 1: The fault y stays active until the Fault condition is removed at the peripheral⁽¹⁾ level AND until it is cleared in the "PWM Fault Clear Register".

Note: 1. The Peripheral generating the fault.

• FFIL: Fault Filtering

For each field bit y (fault input number):

- 0: The fault input y is not filtered.
- 1: The fault input y is filtered.

<u>CAUTION:</u> To prevent an unexpected activation of the status flag FSy in the "<u>PWM Fault Status Register</u>", the bit FMODy can be set to '1' only if the FPOLy bit has been previously configured to its final value.



39.7.24 PWM Fault Status Register

Name: PWM_FSR
Address: 0x40020060
Access: Read-only

31	30	29	28	27	26	25	24
			-	-			
23	22	21	20	19	18	17	16
			-	-			
15	14	13	12	11	10	9	8
			F	S			
7	6	5	4	3	2	1	0
			FI	V			

• FIV: Fault Input Value

For each field bit y (fault input number):

- 0: The current sampled value of the fault input y is 0 (after filtering if enabled).
- 1: The current sampled value of the fault input y is 1 (after filtering if enabled).

• FS: Fault Status

For each field bit y (fault input number):

- 0: The fault y is not currently active.
- 1: The fault y is currently active.

39.7.25 PWM Fault Clear Register

Name:	PWM_FCR						
Address:	0x40020064						
Access:	Write-only						
31	30	29	28	27	26	25	24
				-			
23	22	21	20	19	18	17	16
			-	-			
15	14	13	12	11	10	9	8
			-	-			
7	6	5	4	3	2	1	0
			FC	LR			

• FCLR: Fault Clear

For each field bit y (fault input number):

0: No effect.

1: If bit y of FMOD field is set to '1' and if the fault input y is not at the level defined by the bit y of FPOL field, the fault y is cleared and becomes inactive (FMOD and FPOL fields belong to "PWM Fault Mode Register"), else writing this bit to '1' has no effect.



39.7.26 PWM Fault Protection Value Register

Name: PWM_FPV
Address: 0x40020068
Access: Read/Write

Access:	Read/Write						
31	30	29	28	27	26	25	24
_	-	-	-	_	-	-	-
23	22	21	20	19	18	17	16
_	_	_	-	FPVL3	FPVL2	FPVL1	FPVL0
15	14	13	12	11	10	9	8
_	_	_	_	_	_	_	_
7	6	5	4	3	2	1	0
_	_	_	_	FPVH3	FPVH2	FPVH1	FPVH0

This register can only be written if bits WPSWS5 and WPHWS5 are cleared in the "PWM Write Protection Status Register"

• FPVHx: Fault Protection Value for PWMH output on channel x

0: PWMH output of channel x is forced to '0' when fault occurs.

1: PWMH output of channel x is forced to '1' when fault occurs.

• FPVLx: Fault Protection Value for PWML output on channel x

0: PWML output of channel x is forced to '0' when fault occurs.

1: PWML output of channel x is forced to '1' when fault occurs.

39.7.27 PWM Fault Protection Enable Register

Name: PWM_FPE Address: 0x4002006C Access: Read/Write FPE3 FPE2

This register can only be written if bits WPSWS5 and WPHWS5 are cleared in the "PWM Write Protection Status Register"

FPE0

FPE1

Only the first 8 bits (number of fault input pins) of fields FPE0, FPE1, FPE2 and FPE3 are significant.

FPEx: Fault Protection Enable for channel x

For each field bit y (fault input number):

0: Fault y is not used for the Fault Protection of channel x.

1: Fault y is used for the Fault Protection of channel x.

<u>CAUTION:</u> To prevent an unexpected activation of the Fault Protection, the bit y of FPEx field can be set to '1' only if the corresponding FPOL field has been previously configured to its final value in "PWM Fault Mode Register".



39.7.28 PWM Event Line x Register

Name: PWM_ELMRx
Address: 0x4002007C
Access: Read/Write

Access:	Read/Write						
31	30	29	28	27	26	25	24
-	_	-	_	_	-	_	_
23	22	21	20	19	18	17	16
_	-	_	_	_	_	_	_
15	14	13	12	11	10	9	8
_	_	_	_	_	_	_	_
7	6	5	4	3	2	1	0
CSEL7	CSEL6	CSEL5	CSEL4	CSEL3	CSEL2	CSEL1	CSEL0

• CSELy: Comparison y Selection

0: A pulse is not generated on the event line x when the comparison y matches.

^{1:} A pulse is generated on the event line x when the comparison y match.

39.7.29 PWM Stepper Motor Mode Register

Name: PWM_SMMR
Address: 0x400200B0
Access: Read/Write

	ead/Write						
31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	DOWN1	DOWN0
15	14	13	12	11	10	9	8
_	_	_	-	_	_	_	_
7	6	5	4	3	2	1	0
_	-	_	_	_	_	GCEN1	GCEN0

• GCENx: Gray Count ENable

0: Disable gray count generation on PWML[2*x], PWMH[2*x], PWML[2*x +1], PWMH[2*x +1]

1: enable gray count generation on PWML[2*x], PWMH[2*x], PWML[2*x +1], PWMH[2*x +1.

• DOWNx: DOWN Count

0: Up counter.

1: Down counter.



39.7.30 PWM Write Protection Control Register

Name:	PWM_WPCR						
Address:	0x400200E4						
Access:	Write-only						
31	30	29	28	27	26	25	24
			WP	KEY			
23	22	21	20	19	18	17	16
			WP	KEY			
15	14	13	12	11	10	9	8
			WP	KEY			
7	6	5	4	3	2	1	0
WPRG5	WPRG4	WPRG3	WPRG2	WPRG1	WPRG0	WP	CMD

• WPCMD: Write Protect Command

This command is performed only if the WPKEY value is correct (0x50574D, "PWM" in ASCCII).

Value	Name	Description
0	DISABLE_SW_PROT	Disable the Software Write Protect of the register groups of which the bit WPRGx is at '1'.
1	ENABLE_SW_PROT	Enable the Software Write Protect of the register groups of which the bit WPRGx is at '1'.
2	ENABLE_HW_PROT	Enable the Hardware Write Protect of the register groups of which the bit WPRGx is at '1'. Only a hardware reset of the PWM controller can disable the hardware write protect. Moreover, to meet security requirements, the PIO lines associated with PWM can not be configured through the PIO interface.

• WPRGx: Write Protect Register Group x

0: The WPCMD command has no effect on the register group x.

• WPKEY: Write Protect Key

Value	Name	Description
0x50574D PASSWD		Writing any other value in this field aborts the write operation of the WPCMD field.
		Always reads as 0

List of register groups:

- Register group 0:
 - "PWM Clock Register" on page 957
- Register group 1:
 - "PWM Disable Register" on page 959
- Register group 2:
 - "PWM Sync Channels Mode Register" on page 965
 - "PWM Channel Mode Register" on page 993
 - "PWM Stepper Motor Mode Register" on page 985
- Register group 3:

^{1:} The WPCMD command is applied to the register group x.

- "PWM Channel Period Register" on page 997
- "PWM Channel Period Update Register" on page 998
- Register group 4:
 - "PWM Channel Dead Time Register" on page 1000
 - "PWM Channel Dead Time Update Register" on page 1001
- Register group 5:
 - "PWM Fault Mode Register" on page 979
 - "PWM Fault Protection Value Register" on page 982



39.7.31 PWM Write Protection Status Register

Name: PWM_WPSR
Address: 0x400200E8
Access: Read-only

Access:	Read-only						
31	30	29	28	27	26	25	24
			WP\	/SRC			
23	22	21	20	19	18	17	16
			WP\	/SRC			
15	14	13	12	11	10	9	8
_	_	WPHWS5	WPHWS4	WPHWS3	WPHWS2	WPHWS1	WPHWS0
7	6	5	4	3	2	1	0
WPVS	_	WPSWS5	WPSWS4	WPSWS3	WPSWS2	WPSWS1	WPSWS0

WPSWSx: Write Protect SW Status

0: The Write Protect SW x of the register group x is disabled.

1: The Write Protect SW x of the register group x is enabled.

• WPHWSx: Write Protect HW Status

0: The Write Protect HW x of the register group x is disabled.

1: The Write Protect HW x of the register group x is enabled.

• WPVS: Write Protect Violation Status

0: No Write Protect violation has occurred since the last read of the PWM WPSR.

1: At least one Write Protect violation has occurred since the last read of the PWM_WPSR. If this violation is an unauthorized attempt to write a protected register, the associated violation is reported into field WPVSRC.

• WPVSRC: Write Protect Violation Source

When WPVS is active, this field indicates the write-protected register (through address offset) in which a write access has been attempted.

Note: The two LSBs of the address offset of the write-protected register are not reported

Note: Reading PWM WPSR automatically clears WPVS and WPVSRC fields.

39.7.32 PWM Comparison x Value Register

Name: PWM_CMPVx

Address: 0x40020130 [0], 0x40020140 [1], 0x40020150 [2], 0x40020160 [3], 0x40020170 [4], 0x40020180 [5],

0x40020190 [6], 0x400201A0 [7]

Access: Read/Write

31	30	29	28	27	26	25	24		
_	_	-	-	-	-	-	CVM		
23	22	21	20	19	18	17	16		
	CV								
15	14	13	12	11	10	9	8		
			С	V					
7	6	5	4	3	2	1	0		
			С	V					

Only the first 16 bits (channel counter size) of field CV are significant.

• CV: Comparison x Value

Define the comparison x value to be compared with the counter of the channel 0.

CVM: Comparison x Value Mode

0: The comparison x between the counter of the channel 0 and the comparison x value is performed when this counter is incrementing.

1: The comparison x between the counter of the channel 0 and the comparison x value is performed when this counter is decrementing.

Note: This bit is useless if the counter of the channel 0 is left aligned (CALG = 0 in "PWM Channel Mode Register" on page 993)



39.7.33 PWM Comparison x Value Update Register

Name: PWM CMPVUPDx

Address: 0x40020134 [0], 0x40020144 [1], 0x40020154 [2], 0x40020164 [3], 0x40020174 [4], 0x40020184 [5],

0x40020194 [6], 0x400201A4 [7]

Access: Write-only

31	30	29	28	27	26	25	24	
_	_	_	_	_	_	-	CVMUPD	
23	22	21	20	19	18	17	16	
	CVUPD							
15	14	13	12	11	10	9	8	
			CVI	JPD				
7	6	5	4	3	2	1	0	
			CVI	JPD				

This register acts as a double buffer for the CV and CVM values. This prevents an unexpected comparison x match. Only the first 16 bits (channel counter size) of field CVUPD are significant.

• CVUPD: Comparison x Value Update

Define the comparison x value to be compared with the counter of the channel 0.

• CVMUPD: Comparison x Value Mode Update

- 0: The comparison x between the counter of the channel 0 and the comparison x value is performed when this counter is incrementing.
- 1: The comparison x between the counter of the channel 0 and the comparison x value is performed when this counter is decrementing.

Note: This bit is useless if the counter of the channel 0 is left aligned (CALG = 0 in "PWM Channel Mode Register")

<u>CAUTION:</u> to be taken into account, the write of the register PWM_CMPVUPDx must be followed by a write of the register PWM_CMPMUPDx.



39.7.34 PWM Comparison x Mode Register

Name: PWM CMPMx

Address: 0x40020138 [0], 0x40020148 [1], 0x40020158 [2], 0x40020168 [3], 0x40020178 [4], 0x40020188 [5],

0x40020198 [6], 0x400201A8 [7]

Access: Read/Write

31	30	29	28	27	26	25	24	
_	_	_	_	_	_	_	_	
23	22	21	20	19	18	17	16	
	CUPF	RCNT			CU	IPR		
15	14	13	12	11	10	9	8	
	CPR	CNT			CF	PR		
7	6	5	4	3	2	1	0	
	C	ΓR		-	-	-	CEN	

• CEN: Comparison x Enable

0: The comparison x is disabled and can not match.

1: The comparison x is enabled and can match.

• CTR: Comparison x Trigger

The comparison x is performed when the value of the comparison x period counter (CPRCNT) reaches the value defined by CTR.

CPR: Comparison x Period

CPR defines the maximum value of the comparison x period counter (CPRCNT). The comparison x value is performed periodically once every CPR+1 periods of the channel 0 counter.

CPRCNT: Comparison x Period Counter

Reports the value of the comparison x period counter.

Note: The field CPRCNT is read-only

CUPR: Comparison x Update Period

Defines the time between each update of the comparison x mode and the comparison x value. This time is equal to CUPR+1 periods of the channel 0 counter.

CUPRCNT: Comparison x Update Period Counter

Reports the value of the comparison x update period counter.

Note: The field CUPRCNT is read-only



39.7.35 PWM Comparison x Mode Update Register

Name: PWM_CMPMUPDx

Address: 0x4002013C [0], 0x4002014C [1], 0x4002015C [2], 0x4002016C [3], 0x4002017C [4], 0x4002018C [5],

0x4002019C [6], 0x400201AC [7]

Access:	Write-only

	•							
31	30	29	28	27	26	25	24	
_	_	-	-	_	-	_	_	
23	22	21	20	19	18	17	16	
_	_	_	_		CUP	RUPD		
15	14	13	12	11	10	9	8	
_	_	_	-		CPRUPD			
7	6	5	4	3	2	1	0	
	CTR	UPD		_	_	_	CENUPD	

This register acts as a double buffer for the CEN, CTR, CPR and CUPR values. This prevents an unexpected comparison x match.

CENUPD: Comparison x Enable Update

0: The comparison x is disabled and can not match.

1: The comparison x is enabled and can match.

CTRUPD: Comparison x Trigger Update

The comparison x is performed when the value of the comparison x period counter (CPRCNT) reaches the value defined by CTR.

• CPRUPD: Comparison x Period Update

CPR defines the maximum value of the comparison x period counter (CPRCNT). The comparison x value is performed periodically once every CPR+1 periods of the channel 0 counter.

• CUPRUPD: Comparison x Update Period Update

Defines the time between each update of the comparison x mode and the comparison x value. This time is equal to CUPR+1 periods of the channel 0 counter.



39.7.36 PWM Channel Mode Register

Name: PWM_CMRx [x=0..3]

Address: 0x40020200 [0], 0x40020220 [1], 0x40020240 [2], 0x40020260 [3]

Access: Read/Write

31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	_	_	_	DTLI	DTHI	DTE
15	14	13	12	11	10	9	8
_	_	_	_	_	CES	CPOL	CALG
7	6	5	4	3	2	1	0
_	-	-	-		CP	RE	

This register can only be written if bits WPSWS2 and WPHWS2 are cleared in the "PWM Write Protection Status Register"

• CPRE: Channel Pre-scaler

Value	Name	Description
0b0000	MCK	Master clock
0b0001	MCK_DIV_2	Master clock/2
0b0010	MCK_DIV_4	Master clock/4
0b0011	MCK_DIV_8	Master clock/8
0b0100	MCK_DIV_16	Master clock/16
0b0101	MCK_DIV_32	Master clock/32
0b0110	MCK_DIV_64	Master clock/64
0b0111	MCK_DIV_128	Master clock/128
0b1000	MCK_DIV_256	Master clock/256
0b1001	MCK_DIV_512	Master clock/512
0b1010	MCK_DIV_1024	Master clock/1024
0b1011	CLKA	Clock A
0b1100	CLKB	Clock B

• CALG: Channel Alignment

0: The period is left aligned.

1: The period is center aligned.

• CPOL: Channel Polarity

0: The OCx output waveform (output from the comparator) starts at a low level.

1: The OCx output waveform (output from the comparator) starts at a high level.



• CES: Counter Event Selection

The bit CES defines when the channel counter event occurs when the period is center aligned (flag CHIDx in "PWM Interrupt Status Register 1").

CALG = 0 (Left Alignment):

0/1: The channel counter event occurs at the end of the PWM period.

CALG = 1 (Center Alignment):

0: The channel counter event occurs at the end of the PWM period.

1: The channel counter event occurs at the end of the PWM period and at half the PWM period.

• DTE: Dead-Time Generator Enable

0: The dead-time generator is disabled.

1: The dead-time generator is enabled.

• DTHI: Dead-Time PWMHx Output Inverted

0: The dead-time PWMHx output is not inverted.

1: The dead-time PWMHx output is inverted.

• DTLI: Dead-Time PWMLx Output Inverted

0: The dead-time PWMLx output is not inverted.

1: The dead-time PWMLx output is inverted.

39.7.37 PWM Channel Duty Cycle Register

Name: PWM_CDTYx [x=0..3]

Address: 0x40020204 [0], 0x40020224 [1], 0x40020244 [2], 0x40020264 [3]

Access: Read/Write

31	30	29	28	27	26	25	24	
_	_	_	_	_	_	-	_	
23	22	21	20	19	18	17	16	
	CDTY							
15	14	13	12	11	10	9	8	
			CD	TY				
7	6	5	4	3	2	1	0	
		•	CD	TY	•			

Only the first 16 bits (channel counter size) are significant.

• CDTY: Channel Duty-Cycle

Defines the waveform duty-cycle. This value must be defined between 0 and CPRD (PWM_CPRx).



39.7.38 PWM Channel Duty Cycle Update Register

Name: PWM_CDTYUPDx [x=0..3]

Address: 0x40020208 [0], 0x40020228 [1], 0x40020248 [2], 0x40020268 [3]

Access: Write-only.

31	30	29	28	27	26	25	24
_	_	-	-	_	_	-	_
23	22	21	20	19	18	17	16
			CDT	/UPD			
15	14	13	12	11	10	9	8
	CDTYUPD						
7	6	5	4	3	2	1	0
			CDTY	/UPD			

This register acts as a double buffer for the CDTY value. This prevents an unexpected waveform when modifying the waveform duty-cycle.

Only the first 16 bits (channel counter size) are significant.

• CDTYUPD: Channel Duty-Cycle Update

Defines the waveform duty-cycle. This value must be defined between 0 and CPRD (PWM_CPRx).

39.7.39 PWM Channel Period Register

Name: PWM_CPRDx [x=0..3]

Address: 0x4002020C [0], 0x4002022C [1], 0x4002024C [2], 0x4002026C [3]

Access: Read/Write

31	30	29	28	27	26	25	24
_	-	_	_	_	_	_	_
23	22	21	20	19	18	17	16
	CPRD						
15	14	13	12	11	10	9	8
			СР	RD			
7	6	5	4	3	2	1	0
	•		CP	RD	•	•	

This register can only be written if bits WPSWS3 and WPHWS3 are cleared in the "PWM Write Protection Status Register"

Only the first 16 bits (channel counter size) are significant.

CPRD: Channel Period

If the waveform is left-aligned, then the output waveform period depends on the channel counter source clock and can be calculated:

By using the PWM master clock (MCK) divided by an X given prescaler value (with X being 1, 2, 4, 8, 16, 32, 64, 128, 256, 512, or 1024). The resulting period formula will be:

$$\frac{(X \times CPRD)}{MCK}$$

 By using the PWM master clock (MCK) divided by one of both DIVA or DIVB divider, the formula becomes, respectively:

$$\frac{(CRPD \times DIVA)}{MCK}$$
 or $\frac{(CRPD \times DIVB)}{MCK}$

If the waveform is center-aligned, then the output waveform period depends on the channel counter source clock and can be calculated:

- By using the PWM master clock (MCK) divided by an X given prescaler value (with X being 1, 2, 4, 8, 16, 32, 64, 128, 256, 512, or 1024). The resulting period formula will be:

$$\frac{(2 \times X \times CPRD)}{MCK}$$

 By using the PWM master clock (MCK) divided by one of both DIVA or DIVB divider, the formula becomes, respectively:

$$\frac{(2 \times CPRD \times DIVA)}{MCK}$$
 or $\frac{(2 \times CPRD \times DIVB)}{MCK}$



39.7.40 PWM Channel Period Update Register

Name: PWM CPRDUPDx [x=0..3]

Address: 0x40020210 [0], 0x40020230 [1], 0x40020250 [2], 0x40020270 [3]

Access: Write-only

31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
			CPRI	DUPD			
15	14	13	12	11	10	9	8
	CPRDUPD						
7	6	5	4	3	2	1	0
	CPRDUPD						

This register can only be written if bits WPSWS3 and WPHWS3 are cleared in the "PWM Write Protection Status Register"

This register acts as a double buffer for the CPRD value. This prevents an unexpected waveform when modifying the waveform period.

Only the first 16 bits (channel counter size) are significant.

• CPRDUPD: Channel Period Update

If the waveform is left-aligned, then the output waveform period depends on the channel counter source clock and can be calculated:

- By using the PWM master clock (MCK) divided by an X given prescaler value (with X being 1, 2, 4, 8, 16, 32, 64, 128, 256, 512, or 1024). The resulting period formula will be:

$$\frac{(X \times CPRDUPD)}{MCK}$$

 By using the PWM master clock (MCK) divided by one of both DIVA or DIVB divider, the formula becomes, respectively:

$$\frac{(CRPDUPD \times DIVA)}{MCK}$$
 or $\frac{(CRPDUPD \times DIVB)}{MCK}$

If the waveform is center-aligned, then the output waveform period depends on the channel counter source clock and can be calculated:

- By using the PWM master clock (MCK) divided by an X given prescaler value (with X being 1, 2, 4, 8, 16, 32, 64, 128, 256, 512, or 1024). The resulting period formula will be:

$$\frac{(2 \times X \times CPRDUPD)}{MCK}$$

 By using the PWM master clock (MCK) divided by one of both DIVA or DIVB divider, the formula becomes, respectively:

$$\frac{(2 \times CPRDUPD \times DIVA)}{MCK}$$
 or $\frac{(2 \times CPRDUPD \times DIVB)}{MCK}$

39.7.41 PWM Channel Counter Register

Name: PWM_CCNTx [x=0..3]

Address: 0x40020214 [0], 0x40020234 [1], 0x40020254 [2], 0x40020274 [3]

Access: Read-only

31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
	CNT						
15	14	13	12	11	10	9	8
			CI	NT			
7	6	5	4	3	2	1	0
			CI	NT		•	

Only the first 16 bits (channel counter size) are significant.

• CNT: Channel Counter Register

Channel counter value. This register is reset when:

- the channel is enabled (writing CHIDx in the PWM_ENA register).
- the channel counter reaches CPRD value defined in the PWM_CPRDx register if the waveform is left aligned.



39.7.42 PWM Channel Dead Time Register

Name: PWM_DTx [x=0..3]

Address: 0x40020218 [0], 0x40020238 [1], 0x40020258 [2], 0x40020278 [3]

Access: Read/Write

31	30	29	28	27	26	25	24
			D ⁻	TL			
23	22	21	20	19	18	17	16
			D ⁻	TL			
15	14	13	12	11	10	9	8
			D	ГН			
7	6	5	4	3	2	1	0
			D	ГН			

This register can only be written if bits WPSWS4 and WPHWS4 are cleared in the "PWM Write Protection Status Register"

Only the first 12 bits (dead-time counter size) of fields DTH and DTL are significant.

• DTH: Dead-Time Value for PWMHx Output

Defines the dead-time value for PWMHx output. This value must be defined between 0 and CPRD-CDTY (PWM_CPRx and PWM_CDTYx).

• DTL: Dead-Time Value for PWMLx Output

Defines the dead-time value for PWMLx output. This value must be defined between 0 and CDTY (PWM_CDTYx).



39.7.43 PWM Channel Dead Time Update Register

Name: PWM DTUPDx [x=0..3]

Address: 0x4002021C [0], 0x4002023C [1], 0x4002025C [2], 0x4002027C [3]

Access: Write-only

31	30	29	28	27	26	25	24
			DTL	UPD			
23	22	21	20	19	18	17	16
			DTL	UPD			
15	14	13	12	11	10	9	8
			DTH	UPD			
7	6	5	4	3	2	1	0
			DTH	UPD			

This register can only be written if bits WPSWS4 and WPHWS4 are cleared in the "PWM Write Protection Status Register"

This register acts as a double buffer for the DTH and DTL values. This prevents an unexpected waveform when modifying the dead-time values.

Only the first 12 bits (dead-time counter size) of fields DTHUPD and DTLUPD are significant.

• DTHUPD: Dead-Time Value Update for PWMHx Output

Defines the dead-time value for PWMHx output. This value must be defined between 0 and CPRD-CDTY (PWM_CPRx and PWM CDTYx). This value is applied only at the beginning of the next channel x PWM period.

• DTLUPD: Dead-Time Value Update for PWMLx Output

Defines the dead-time value for PWMLx output. This value must be defined between 0 and CDTY (PWM_CDTYx). This value is applied only at the beginning of the next channel x PWM period.



40. USB Device Port (UDP)

40.1 Description

The USB Device Port (UDP) is compliant with the Universal Serial Bus (USB) 2.0 full-speed device specification.

Each endpoint can be configured in one of several USB transfer types. It can be associated with one or two banks of a dual-port RAM used to store the current data payload. If two banks are used, one DPR bank is read or written by the processor, while the other is read or written by the USB device peripheral. This feature is mandatory for isochronous endpoints. Thus the device maintains the maximum bandwidth (1 Mbyte/s) by working with endpoints with two banks of DPR.

Table 40-1. USB Endpoint Description

Endpoint No.	Mnemonic	Dual-Bank ⁽¹⁾	Max. Endpoint Size	Endpoint Type	
0	EP0	No	64	Control/Bulk/Interrupt	
1	EP1	Yes	64	Bulk/Iso/Interrupt	
2	EP2	Yes	64	Bulk/Iso/Interrupt	
3	EP3	No	64	Control/Bulk/Interrupt	
4	EP4	Yes	512	Bulk/Iso/Interrupt	
5	EP5	Yes	512	Bulk/Iso/Interrupt	
6	EP6	Yes	64	Bulk/Iso/Interrupt	
7	EP7	Yes	64	Bulk/Iso/Interrupt	

Note: 1. The Dual-Bank function provides two banks for an endpoint. This feature is used for ping-pong mode.

Suspend and resume are automatically detected by the USB device, which notifies the processor by raising an interrupt. Depending on the product, an external signal can be used to send a wake up to the USB host controller.


40.2 Embedded Characteristics

- USB 2.0 Full-speed Compliant, 12 Mbit/s
- Embedded USB 2.0 Full-speed Transceiver
- Integrated Pull-up on DDP
- Integrated Pull-down on DDM
- 8 Endpoints
- Embedded Dual-port RAM for Endpoints
- Suspend/Resume Logic
- Ping-pong Mode (2 Memory Banks) for Isochronous and Bulk Endpoints



40.3 Block Diagram

Figure 40-1. Block Diagram



Access to the UDP is via the APB bus interface. Read and write to the data FIFO are done by reading and writing 8-bit values to APB registers.

The UDP peripheral requires two clocks: one peripheral clock used by the Master Clock domain (MCK) and a 48 MHz clock (UDPCK) used by the 12 MHz domain.

A USB 2.0 full-speed pad is embedded and controlled by the Serial Interface Engine (SIE).

The signal external_resume is optional. It allows the UDP peripheral to wake up once in system mode. The host is then notified that the device asks for a resume. This optional feature must also be negotiated with the host during the enumeration.

40.3.1 Signal Description

Table 40-2. Signal Names

Signal Name	Description	Туре
UDPCK	48 MHz clock	Input
MCK	Master clock	Input
udp_int	Interrupt line connected to the Interrupt Controller	Input
DDP	USB D+ line	I/O
DDM	USB D- line	I/O

40.4 Product Dependencies

For further details on the USB Device hardware implementation, see the specific Product Properties document.



The USB physical transceiver is integrated into the product. The bidirectional differential signals DDP and DDM are available from the product boundary.

One I/O line may be used by the application to check that VBUS is still available from the host. Self-powered devices may use this entry to be notified that the host has been powered off. In this case, the pull-up on DDP must be disabled in order to prevent feeding current to the host. The application should disconnect the transceiver, then remove the pull-up.

40.4.1 I/O Lines

The USB pins are shared with PIO lines. By default, the USB function is activated, and pins DDP and DDM are used for USB. To configure DDP or DDM as PIOs, the user needs to configure the system I/O configuration register (CCFG_SYSIO) in the MATRIX.

40.4.2 Power Management

The USB device peripheral requires a 48 MHz clock. This clock must be generated by a PLL driven by a clock source with an accuracy of \pm 0.25% (note that the fast RC oscillator cannot be used).

Thus, the USB device receives two clocks from the Power Management Controller (PMC): the master clock, MCK, used to drive the peripheral user interface, and the UDPCK, used to interface with the bus USB signals (recovered 12 MHz domain).

WARNING: The UDP peripheral clock in the Power Management Controller (PMC) must be enabled before any read/write operations to the UDP registers including the UDP_TXVC register.

40.4.3 Interrupt

The USB device interface has an interrupt line connected to the Interrupt Controller.


Handling the USB device interrupt requires programming the Interrupt Controller before config-uring the UDP.

Table 40-3. Peripheral IDs

Instance	ID
UDP	34

40.5 Typical Connection

Figure 40-2. Board Schematic to Interface Device Peripheral



40.5.1 USB Device Transceiver

The USB device transceiver is embedded in the product. However, discrete components are required for each of the following actions:

- to monitor VBUS voltage
- for line termination
- to disconnect the host for reduced power consumption

40.5.2 VBUS Monitoring

VBUS monitoring is required to detect host connection. VBUS monitoring is done using a standard PIO with internal pull-up disabled. When the host is switched off, it should be considered as a disconnect, the pull-up must be disabled in order to prevent powering the host through the pull-up resistor.

When the host is disconnected and the transceiver is enabled, then DDP and DDM are floating. This may lead to over consumption. A solution is to enable the integrated pull-down by disabling the transceiver (TXVDIS = 1) and then remove the pull-up (PUON = 0).

A termination serial resistor must be connected to DDP and DDM. The resistor value is defined in the electrical specification of the product (R_{EXT}).




40.6 Functional Description

40.6.1 USB 2.0 Full-speed Introduction

The USB 2.0 full-speed provides communication services between host and attached USB devices. Each device is offered with a collection of communication flows (pipes) associated with each endpoint. Software on the host communicates with a USB device through a set of communication flows.

Figure 40-3. Example of USB 2.0 Full-speed Communication Control



The Control Transfer endpoint EP0 is always used when a USB device is first configured (USB 2.0 specifications).

40.6.1.1 USB 2.0 Full-speed Transfer Types

A communication flow is carried over one of four transfer types defined by the USB device.

Table 40-4. USB Communication Flow

Transfer	Direction	Bandwidth	Supported Endpoint Size	Error Detection	Retrying
Control	Bidirectional	Not guaranteed	8, 16, 32, 64	Yes	Automatic
Isochronous	Unidirectional	Guaranteed	512	Yes	No
Interrupt	Unidirectional	Not guaranteed	≤ 64	Yes	Yes
Bulk	Unidirectional	Not guaranteed	8, 16, 32, 64	Yes	Yes

40.6.1.2 USB Bus Transactions

Each transfer results in one or more transactions over the USB bus. There are three kinds of transactions flowing across the bus in packets:

- Setup Transaction
- Data IN Transaction
- Data OUT Transaction



40.6.1.3 USB Transfer Event Definitions

As indicated below, transfers are sequential events carried out on the USB bus.

Table 40-5. **USB Transfer Events**


Trai	nsfer		
Direction	Туре	Transaction	
		Setup transaction $ o$ Data IN transactions $ o$ Status OUT transaction	
CONTROL (bidirectional)	Control ⁽¹⁾⁽³⁾	Setup transaction $ o$ Data OUT transactions $ o$ Status IN transaction	
		Setup transaction → Status IN transaction	
	Interrupt IN		
IN (device toward host)	Isochronous IN ⁽²⁾	Data IN transaction → Data IN transaction	
	Bulk IN		
	Interrupt OUT		
OUT (host toward device)	Isochronous OUT ⁽²⁾	Data OUT transaction $ ightarrow$ Data OUT transaction	
	Bulk OUT		

Notes:

- 1. Control transfer must use endpoints with no ping-pong attributes.
- 2. Isochronous transfers must use endpoints with ping-pong attributes.
- 3. Control transfers can be aborted using a stall handshake.

A status transaction is a special type of host-to-device transaction used only in a control transfer. The control transfer must be performed using endpoints with no ping-pong attributes. According to the control sequence (read or write), the USB device sends or receives a status transaction.

Figure 40-4. **Control Read and Write Sequences**



1. During the Status IN stage, the host waits for a zero length packet (Data IN transaction with no data) from the device using DATA1 PID. Refer to Chapter 8 of the Universal Serial Bus Specification, Rev. 2.0, for more information on the protocol layer.



2. During the Status OUT stage, the host emits a zero length packet to the device (Data OUT transaction with no data).

40.6.2 Handling Transactions with USB 2.0 Device Peripheral

40.6.2.1 Setup Transaction


Setup is a special type of host-to-device transaction used during control transfers. Control transfers must be performed using endpoints with no ping-pong attributes. A setup transaction needs to be handled as soon as possible by the firmware. It is used to transmit requests from the host to the device. These requests are then handled by the USB device and may require more arguments. The arguments are sent to the device by a Data OUT transaction which follows the setup transaction. These requests may also return data. The data is carried out to the host by the next Data IN transaction which follows the setup transaction. A status transaction ends the control transfer.

When a setup transfer is received by the USB endpoint:

- The USB device automatically acknowledges the setup packet
- RXSETUP is set in the UDP CSRx
- An endpoint interrupt is generated while the RXSETUP is not cleared. This interrupt is carried out to the microcontroller if interrupts are enabled for this endpoint.

Thus, firmware must detect the RXSETUP polling the UDP_CSRx or catching an interrupt, read the setup packet in the FIFO, then clear the RXSETUP. RXSETUP cannot be cleared before the setup packet has been read in the FIFO. Otherwise, the USB device would accept the next Data OUT transfer and overwrite the setup packet in the FIFO.

Figure 40-5. Setup Transaction Followed by a Data OUT Transaction



40.6.2.2 Data IN Transaction

Data IN transactions are used in control, isochronous, bulk and interrupt transfers and conduct the transfer of data from the device to the host. Data IN transactions in isochronous transfer must be done using endpoints with pingpong attributes.

Using Endpoints Without Ping-pong Attributes

To perform a Data IN transaction using a non ping-pong endpoint:



- 1. The application checks if it is possible to write in the FIFO by polling TXPKTRDY in the endpoint's UDP_CSRx (TXPKTRDY must be cleared).
- 2. The application writes the first packet of data to be sent in the endpoint's FIFO, writing zero or more byte values in the endpoint's UDP FDRx.
- The application notifies the USB peripheral it has finished by setting the TXPKTRDY in the endpoint's UDP CSRx.
- 4. The application is notified that the endpoint's FIFO has been released by the USB device when TXCOMP in the endpoint's UDP_CSRx has been set. Then an interrupt for the corresponding endpoint is pending while TXCOMP is set.
- 5. The microcontroller writes the second packet of data to be sent in the endpoint's FIFO, writing zero or more byte values in the endpoint's UDP FDRx.
- 6. The microcontroller notifies the USB peripheral it has finished by setting the TXPKTRDY in the endpoint's UDP CSRx.
- 7. The application clears the TXCOMP in the endpoint's UDP_CSRx.


After the last packet has been sent, the application must clear TXCOMP once this has been set.

TXCOMP is set by the USB device when it has received an ACK PID signal for the Data IN packet. An interrupt is pending while TXCOMP is set.

Warning: TX COMP must be cleared after TX PKTRDY has been set.

Note: Refer to Chapter 8 of the *Universal Serial Bus Specification, Rev 2.0,* for more information on the Data IN protocol layer.

Figure 40-6. Data IN Transfer for Non Ping-pong Endpoint




Using Endpoints With Ping-pong Attribute

The use of an endpoint with ping-pong attributes is necessary during isochronous transfer. This also allows handling the maximum bandwidth defined in the USB specification during bulk transfer. To be able to guarantee a constant or the maximum bandwidth, the microcontroller must prepare the next data payload to be sent while the current one is being sent by the USB device. Thus two banks of memory are used. While one is available for the microcontroller, the other one is locked by the USB device.




Figure 40-7. Bank Swapping Data IN Transfer for Ping-pong Endpoints



When using a ping-pong endpoint, the following procedures are required to perform Data IN transactions:

- The microcontroller checks if it is possible to write in the FIFO by polling TXPKTRDY to be cleared in the endpoint's UDP_CSRx.
- 2. The microcontroller writes the first data payload to be sent in the FIFO (Bank 0), writing zero or more byte values in the endpoint's UDP FDRx.
- 3. The microcontroller notifies the USB peripheral it has finished writing in Bank 0 of the FIFO by setting the TXPKTRDY in the endpoint's UDP_CSRx.
- 4. Without waiting for TXPKTRDY to be cleared, the microcontroller writes the second data payload to be sent in the FIFO (Bank 1), writing zero or more byte values in the endpoint's UDP FDRx.
- 5. The microcontroller is notified that the first Bank has been released by the USB device when TXCOMP in the endpoint's UDP CSRx is set. An interrupt is pending while TXCOMP is being set.
- 6. Once the microcontroller has received TXCOMP for the first Bank, it notifies the USB device that it has prepared the second Bank to be sent, raising TXPKTRDY in the endpoint's UDP_CSRx.
- 7. At this step, Bank 0 is available and the microcontroller can prepare a third data payload to be sent.

Figure 40-8. Data IN Transfer for Ping-pong Endpoint



Warning: There is software critical path due to the fact that once the second bank is filled, the driver has to wait for TX_COMP to set TX_PKTRDY. If the delay between receiving TX_COMP is set and TX_PKTRDY is set too long, some Data IN packets may be NACKed, reducing the bandwidth.

Warning: TX_COMP must be cleared after TX_PKTRDY has been set.

40.6.2.3 Data OUT Transaction

Data OUT transactions are used in control, isochronous, bulk and interrupt transfers and conduct the transfer of data from the host to the device. Data OUT transactions in isochronous transfers must be done using endpoints with ping-pong attributes.


Data OUT Transaction Without Ping-pong Attributes

To perform a Data OUT transaction, using a non ping-pong endpoint:

- 1. The host generates a Data OUT packet.
- This packet is received by the USB device endpoint. While the FIFO associated to this endpoint is being used by the microcontroller, a NAK PID is returned to the host. Once the FIFO is available, data are written to the FIFO by the USB device and an ACK is automatically carried out to the host.
- 3. The microcontroller is notified that the USB device has received a data payload polling RX_DATA_BK0 in the endpoint's UDP_CSRx. An interrupt is pending for this endpoint while RX_DATA_BK0 is set.
- 4. The number of bytes available in the FIFO is made available by reading RXBYTECNT in the endpoint's UDP_CSRx.
- 5. The microcontroller carries out data received from the endpoint's memory to its memory. Data received is available by reading the endpoint's UDP_FDRx.
- 6. The microcontroller notifies the USB device that it has finished the transfer by clearing RX_DATA_BK0 in the endpoint's UDP_CSRx.
- 7. A new Data OUT packet can be accepted by the USB device.



Figure 40-9. Data OUT Transfer for Non Ping-pong Endpoints




An interrupt is pending while the flag RX_DATA_BK0 is set. Memory transfer between the USB device, the FIFO and microcontroller memory can not be done after RX_DATA_BK0 has been cleared. Otherwise, the USB device would accept the next Data OUT transfer and overwrite the current Data OUT packet in the FIFO.

Using Endpoints With Ping-pong Attributes

During isochronous transfer, using an endpoint with ping-pong attributes is obligatory. To be able to guarantee a constant bandwidth, the microcontroller must read the previous data payload sent by the host, while the current data payload is received by the USB device. Thus two banks of memory are used. While one is available for the microcontroller, the other one is locked by the USB device.

Figure 40-10. Bank Swapping in Data OUT Transfers for Ping-pong Endpoints




When using a ping-pong endpoint, the following procedures are required to perform Data OUT transactions:

- 1. The host generates a Data OUT packet.
- This packet is received by the USB device endpoint. It is written in the endpoint's FIFO Bank 0.
- 3. The USB device sends an ACK PID packet to the host. The host can immediately send a second Data OUT packet. It is accepted by the device and copied to FIFO Bank 1.



- 4. The microcontroller is notified that the USB device has received a data payload, polling RX_DATA_BK0 in the endpoint's UDP_CSRx. An interrupt is pending for this endpoint while RX_DATA_BK0 is set.
- The number of bytes available in the FIFO is made available by reading RXBYTECNT in the endpoint's UDP_CSRx.
- 6. The microcontroller transfers out data received from the endpoint's memory to the microcontroller's memory. Data received is made available by reading the endpoint's UDP_FDRx.
- 7. The microcontroller notifies the USB peripheral device that it has finished the transfer by clearing RX DATA BK0 in the endpoint's UDP CSRx.
- 8. A third Data OUT packet can be accepted by the USB peripheral device and copied in the FIFO Bank 0.
- 9. If a second Data OUT packet has been received, the microcontroller is notified by the flag RX_DATA_BK1 set in the endpoint's UDP_CSRx. An interrupt is pending for this endpoint while RX_DATA_BK1 is set.
- 10. The microcontroller transfers out data received from the endpoint's memory to the microcontroller's memory. Data received is available by reading the endpoint's UDP_FDRx.
- 11. The microcontroller notifies the USB device it has finished the transfer by clearing RX_DATA_BK1 in the endpoint's UDP_CSRx.
- 12. A fourth Data OUT packet can be accepted by the USB device and copied in the FIFO Bank 0.

Figure 40-11. Data OUT Transfer for Ping-pong Endpoint



Note: An interrupt is pending while the RX_DATA_BK0 or RX_DATA_BK1 flag is set.

Warning: When RX_DATA_BK0 and RX_DATA_BK1 are both set, there is no way to determine which one to clear first. Thus the software must keep an internal counter to be sure to clear alternatively RX_DATA_BK0 then RX_DATA_BK1. This situation may occur when the software application is busy elsewhere and the two banks are filled by the USB host. Once the application comes back to the USB driver, the two flags are set.



40.6.2.4 Stall Handshake

A stall handshake can be used in one of two distinct occasions. (For more information on the stall handshake, refer to Chapter 8 of the *Universal Serial Bus Specification, Rev 2.0.*)

- A functional stall is used when the halt feature associated with the endpoint is set. (Refer to Chapter 9 of the *Universal Serial Bus Specification, Rev 2.0,* for more information on the halt feature.)
- To abort the current request, a protocol stall is used, but uniquely with control transfer.

The following procedure generates a stall packet:

- 1. The microcontroller sets the FORCESTALL flag in the UDP CSRx endpoint's register.
- 2. The host receives the stall packet.
- The microcontroller is notified that the device has sent the stall by polling the STALLSENT to be set. An endpoint interrupt is pending while STALLSENT is set. The microcontroller must clear STALLSENT to clear the interrupt.

When a setup transaction is received after a stall handshake, STALLSENT must be cleared in order to prevent interrupts due to STALLSENT being set.

Figure 40-12. Stall Handshake (Data IN Transfer)





Figure 40-13. Stall Handshake (Data OUT Transfer)

Data OUT PID

USB Bus

Packets



Stall PID

Data OUT



40.6.2.5 Transmit Data Cancellation

Some endpoints have dual-banks whereas some endpoints have only one bank. The procedure to cancel transmission data held in these banks is described below.

To see the organization of dual-bank availability refer to Table 40-1 "USB Endpoint Description".

Endpoints Without Dual-Banks

There are two possibilities: In one case, TXPKTRDY field in UDP_CSR has already been set. In the other instance, TXPKTRDY is not set.

- TXPKTRDY is not set:
 - Reset the endpoint to clear the FIFO (pointers). (See Section 40.7.9 "UDP Reset Endpoint Register".)
- TXPKTRDY has already been set:
 - Clear TXPKTRDY so that no packet is ready to be sent
 - Reset the endpoint to clear the FIFO (pointers). (See Section 40.7.9 "UDP Reset Endpoint Register".)

Endpoints With Dual-Banks

There are two possibilities: In one case, TXPKTRDY field in UDP_CSR has already been set. In the other instance, TXPKTRDY is not set.


- TXPKTRDY is not set:
 - Reset the endpoint to clear the FIFO (pointers). (See Section 40.7.9 "UDP Reset Endpoint Register".)
- TXPKTRDY has already been set:
 - Clear TXPKTRDY and read it back until actually read at 0.
 - Set TXPKTRDY and read it back until actually read at 1.
 - Clear TXPKTRDY so that no packet is ready to be sent.
 - Reset the endpoint to clear the FIFO (pointers). (See Section 40.7.9 "UDP Reset Endpoint Register".)



40.6.3 Controlling Device States

A USB device has several possible states. Refer to Chapter 9 of the Universal Serial Bus Specification, Rev 2.0.

Figure 40-14. USB Device State Diagram



Movement from one state to another depends on the USB bus state or on standard requests sent through control transactions via the default endpoint (endpoint 0).

After a period of bus inactivity, the USB device enters Suspend Mode. Accepting Suspend/Resume requests from the USB host is mandatory. Constraints in Suspend Mode are very strict for bus-powered applications; devices must not consume more than 2.5 mA on the USB bus.

While in Suspend Mode, the host may wake up a device by sending a resume signal (bus activity) or a USB device may send a wake up request to the host, e.g., waking up a PC by moving a USB mouse.

The wake up feature is not mandatory for all devices and must be negotiated with the host.

40.6.3.1 Not Powered State

Self powered devices can detect 5V VBUS using a PIO as described in the typical connection section. When the device is not connected to a host, device power consumption can be reduced by disabling MCK for the UDP, disabling UDPCK and disabling the transceiver. DDP and DDM lines are pulled down by 330 K Ω resistors.



40.6.3.2 Entering Attached State

To enable integrated pull-up, the PUON bit in the UDP TXVC register must be set.

Warning: To write to the UDP_TXVC register, MCK clock must be enabled on the UDP. This is done in the Power Management Controller.

After pull-up connection, the device enters the powered state. In this state, the UDPCK and MCK must be enabled in the Power Management Controller. The transceiver can remain disabled.

40.6.3.3 From Powered State to Default State

After its connection to a USB host, the USB device waits for an end-of-bus reset. The unmaskable flag ENDBUSRES is set in the UDP_ISR and an interrupt is triggered.

Once the ENDBUSRES interrupt has been triggered, the device enters Default State. In this state, the UDP software must:

- Enable the default endpoint, setting the EPEDS flag in the UDP_CSR0 and, optionally, enabling the interrupt for endpoint 0 by writing 1 to the UDP_IER. The enumeration then begins by a control transfer.
- Configure the interrupt mask register which has been reset by the USB reset detection
- Enable the transceiver clearing the TXVDIS flag in the UDP_TXVC register.

In this state UDPCK and MCK must be enabled.

Warning: Each time an ENDBUSRES interrupt is triggered, the Interrupt Mask Register and UDP_CSRs have been reset.

40.6.3.4 From Default State to Address State

After a set address standard device request, the USB host peripheral enters the address state.

Warning: Before the device enters in address state, it must achieve the Status IN transaction of the control transfer, i.e., the UDP device sets its new address once the TXCOMP flag in the UDP_CSR0 has been received and cleared.

To move to address state, the driver software sets the FADDEN flag in the UDP_GLB_STAT register, sets its new address, and sets the FEN bit in the UDP_FADDR register.

40.6.3.5 From Address State to Configured State

Once a valid Set Configuration standard request has been received and acknowledged, the device enables endpoints corresponding to the current configuration. This is done by setting the EPEDS and EPTYPE fields in the UDP_CSRx and, optionally, enabling corresponding interrupts in the UDP_IER.

40.6.3.6 Entering in Suspend State

When a Suspend (no bus activity on the USB bus) is detected, the RXSUSP signal in the UDP_ISR is set. This triggers an interrupt if the corresponding bit is set in the UDP_IMR. This flag is cleared by writing to the UDP_ICR. Then the device enters Suspend Mode.

In this state bus powered devices must drain no more than 2.5 mA from the 5V VBUS. As an example, the microcontroller switches to slow clock, disables the PLL and main oscillator, and goes into Idle Mode. It may also switch off other devices on the board.

The USB device peripheral clocks can be switched off. Resume event is asynchronously detected. MCK and UDPCK can be switched off in the Power Management controller and the USB transceiver can be disabled by setting the TXVDIS field in the UDP_TXVC register.

Warning: Read, write operations to the UDP registers are allowed only if MCK is enabled for the UDP peripheral. Switching off MCK for the UDP peripheral must be one of the last operations after writing to the UDP_TXVC register and acknowledging the RXSUSP.



40.6.3.7 Receiving a Host Resume

In suspend mode, a resume event on the USB bus line is detected asynchronously, transceiver and clocks are disabled (however the pull-up shall not be removed).

Once the resume is detected on the bus, the WAKEUP signal in the UDP_ISR is set. It may generate an interrupt if the corresponding bit in the UDP_IMR is set. This interrupt may be used to wake up the core, enable PLL and main oscillators and configure clocks.

Warning: Read, write operations to the UDP registers are allowed only if MCK is enabled for the UDP peripheral. MCK for the UDP must be enabled before clearing the WAKEUP bit in the UDP_ICR and clearing TXVDIS in the UDP_TXVC register.

40.6.3.8 Sending a Device Remote Wakeup

In Suspend state it is possible to wake up the host sending an external resume.

- The device must wait at least 5 ms after being entered in suspend before sending an external resume.
- The device has 10 ms from the moment it starts to drain current and it forces a K state to resume the host.
- The device must force a K state from 1 to 15 ms to resume the host

Before sending a K state to the host, MCK, UDPCK and the transceiver must be enabled. Then to enable the remote wakeup feature, the RMWUPE bit in the UDP_GLB_STAT register must be enabled. To force the K state on the line, a transition of the ESR bit from 0 to 1 has to be done in the UDP_GLB_STAT register. This transition must be accomplished by first writing a 0 in the ESR bit and then writing a 1.

The K state is automatically generated and released according to the USB 2.0 specification.



40.7 USB Device Port (UDP) User Interface

WARNING: The UDP peripheral clock in the Power Management Controller (PMC) must be enabled before any read/write operations to the UDP registers, including the UDP_TXVC register.

Table 40-6. Register Mapping

Offset	Register	Name	Access	Reset
0x000	Frame Number Register	UDP_FRM_NUM	Read-only	0x0000_0000
0x004	Global State Register	UDP_GLB_STAT	Read/Write	0x0000_0010
0x008	Function Address Register	UDP_FADDR	Read/Write	0x0000_0100
0x00C	Reserved	_	_	_
0x010	Interrupt Enable Register	UDP_IER	Write-only	
0x014	Interrupt Disable Register	UDP_IDR	Write-only	
0x018	Interrupt Mask Register	UDP_IMR	Read-only	0x0000_1200
0x01C	Interrupt Status Register	UDP_ISR	Read-only	_(1)
0x020	Interrupt Clear Register	UDP_ICR	Write-only	
0x024	Reserved	_	-	_
0x028	Reset Endpoint Register	UDP_RST_EP	Read/Write	0x0000_0000
0x02C	Reserved	_	ı	_
0x030	Endpoint Control and Status Register 0	UDP_CSR0	Read/Write	0x0000_0000
			•••	
0x030 + 0x4 * 7	Endpoint Control and Status Register 7	UDP_CSR7	Read/Write	0x0000_0000
0x050	Endpoint FIFO Data Register 0	UDP_FDR0	Read/Write	_(1)
0x050 + 0x4 * 7	Endpoint FIFO Data Register 7	UDP_FDR7	Read/Write	_(1)
0x070	Reserved	_	_	_
0x074	Transceiver Control Register	UDP_TXVC ⁽²⁾	Read/Write	0x0000_0100
0x078-0xFC	Reserved	_	_	_

Notes: 1. Reset values are not defined for UDP_ISR or UDP_FDRx.

2. See Warning above the "Register Mapping" on this page.



40.7.1 UDP Frame Number Register

Name: UDP_FRM_NUM

Address: 0x40034000

Access: Read-only

31	30	29	28	27	26	25	24	
22	- 22	24	20	40	40	47	10	
23	22	21	20	19	18	17	16	
_	_	_	_	_	_	FRM_OK	FRM_ERR	
	.	*	•	-	-	=	•	
15	14	13	12	11	10	9	8	
_	_	_	_	-		FRM_NUM		
7	6	5	4	3	2	1	0	
	FRM_NUM							

• FRM_NUM[10:0]: Frame Number as Defined in the Packet Field Formats

This 11-bit value is incremented by the host on a per frame basis. This value is updated at each start of frame.

Value Updated at the SOF_EOP (Start of Frame End of Packet).

• FRM_ERR: Frame Error

This bit is set at SOF EOP when the SOF packet is received containing an error.

This bit is reset upon receipt of SOF_PID.

FRM_OK: Frame OK

This bit is set at SOF_EOP when the SOF packet is received without any error.

This bit is reset upon receipt of SOF_PID (Packet Identification).

In the Interrupt Status Register, the SOF interrupt is updated upon receiving SOF_PID. This bit is set without waiting for EOP.

Note: In the 8-bit Register Interface, FRM_OK is bit 4 of FRM_NUM_H and FRM_ERR is bit 3 of FRM_NUM_L.

40.7.2 UDP Global State Register

Name: UDP_GLB_STAT

Address: 0x40034004

Access: Read/Write

31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
_	_	_	_	_	_	1	_
7	6	5	4	3	2	1	0
_	_	—	RMWUPE	RSMINPR	ESR	CONFG	FADDEN

This register is used to get and set the device state as specified in Chapter 9 of the USB Serial Bus Specification, Rev.2.0.

• FADDEN: Function Address Enable

Read:

0: Device is not in address state

1: Device is in address state

Write:

0: No effect, only a reset can bring back a device to the default state.

1: Sets device in address state. This occurs after a successful Set Address request. Beforehand, the UDP_FADDR register must have been initialized with Set Address parameters. Set Address must complete the Status Stage before setting FADDEN. Refer to chapter 9 of the *Universal Serial Bus Specification*, *Rev. 2.0* for more details.

• CONFG: Configured

Read:

0: Device is not in configured state

1: Device is in configured state

Write:

0: Sets device in a non configured state

1: Sets device in configured state

The device is set in configured state when it is in address state and receives a successful Set Configuration request. Refer to Chapter 9 of the *Universal Serial Bus Specification*, Rev. 2.0 for more details.

ESR: Enable Send Resume

0: Mandatory value prior to starting any Remote Wake Up procedure

1: Starts the Remote Wake Up procedure if this bit value was 0 and if RMWUPE is enabled

• RMWUPE: Remote Wake Up Enable

0: The Remote Wake Up feature of the device is disabled.

1: The Remote Wake Up feature of the device is enabled.



40.7.3 UDP Function Address Register

Name:	UDP_FADDR							
Address:	0x40034008							
Access:	Read/Write							
31	30	29	28	27	26	25	24	
_	_	_	_	_	_	_	_	
23	22	21	20	19	18	17	16	
_	_	_	-	_	_	_	-	
15	14	13	12	11	10	9	8	
_	_	_	_	_	_	_	FEN	
7	6	5	4	3	2	1	0	
-				FADD				

• FADD[6:0]: Function Address Value

The Function Address Value must be programmed by firmware once the device receives a set address request from the host, and has achieved the status stage of the no-data control sequence. Refer to the *Universal Serial Bus Specification, Rev. 2.0* for more information. After power up or reset, the function address value is set to 0.

• FEN: Function Enable

Read:

0: Function endpoint disabled

1: Function endpoint enabled

Write:

0: Disables function endpoint

1: Default value

The Function Enable bit (FEN) allows the microcontroller to enable or disable the function endpoints. The microcontroller sets this bit after receipt of a reset from the host. Once this bit is set, the USB device is able to accept and transfer data packets from and to the host.

40.7.4 UDP Interrupt Enable Register

Name: UDP_IER
Address: 0x40034010
Access: Write-only

ACCESS.	Wille-Offig						
31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	-	_	-	_	_	-	_
	-	-	-	•	•	-	-
15	14	13	12	11	10	9	8
_	_	WAKEUP	_	SOFINT	EXTRSM	RXRSM	RXSUSP
							_
7	6	5	4	3	2	1	0
EP7INT	EP6INT	EP5INT	EP4INT	EP3INT	EP2INT	EP1INT	EP0INT

• EP0INT: Enable Endpoint 0 Interrupt

• EP1INT: Enable Endpoint 1 Interrupt

• EP2INT: Enable Endpoint 2Interrupt

• EP3INT: Enable Endpoint 3 Interrupt

• EP4INT: Enable Endpoint 4 Interrupt

• EP5INT: Enable Endpoint 5 Interrupt

• EP6INT: Enable Endpoint 6 Interrupt

• EP7INT: Enable Endpoint 7 Interrupt

0: No effect

1: Enables corresponding Endpoint Interrupt

• RXSUSP: Enable UDP Suspend Interrupt

0: No effect

1: Enables UDP Suspend Interrupt

• RXRSM: Enable UDP Resume Interrupt

0: No effect

1: Enables UDP Resume Interrupt

• SOFINT: Enable Start Of Frame Interrupt

0: No effect

1: Enables Start Of Frame Interrupt



• WAKEUP: Enable UDP bus Wakeup Interrupt

0: No effect

1: Enables USB bus Interrupt



40.7.5 UDP Interrupt Disable Register

Name: UDP_IDR
Address: 0x40034014
Access: Write-only

Access:	vvrite-only						
31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	-	_	_	_	_	_	_
	·	-	-				-
15	14	13	12	11	10	9	8
_	_	WAKEUP	_	SOFINT	EXTRSM	RXRSM	RXSUSP
7	6	5	4	3	2	1	0
EP7INT	EP6INT	EP5INT	EP4INT	EP3INT	EP2INT	EP1INT	EP0INT

• EP0INT: Disable Endpoint 0 Interrupt

• EP1INT: Disable Endpoint 1 Interrupt

• EP2INT: Disable Endpoint 2 Interrupt

• EP3INT: Disable Endpoint 3 Interrupt

• EP4INT: Disable Endpoint 4 Interrupt

• EP5INT: Disable Endpoint 5 Interrupt

• EP6INT: Disable Endpoint 6 Interrupt

• EP7INT: Disable Endpoint 7 Interrupt

0: No effect

1: Disables corresponding Endpoint Interrupt

• RXSUSP: Disable UDP Suspend Interrupt

0: No effect

1: Disables UDP Suspend Interrupt

• RXRSM: Disable UDP Resume Interrupt

0: No effect

1: Disables UDP Resume Interrupt

• SOFINT: Disable Start Of Frame Interrupt

0: No effect

1: Disables Start Of Frame Interrupt



• WAKEUP: Disable USB Bus Interrupt

0: No effect

1: Disables USB Bus Wakeup Interrupt



40.7.6 UDP Interrupt Mask Register

Name: UDP_IMR
Address: 0x40034018
Access: Read-only

ACCESS.	Neau-Only						
31	30	29	28	27	26	25	24
_	_	_	_	_	_	-	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
_	_	WAKEUP	BIT12	SOFINT	EXTRSM	RXRSM	RXSUSP
7	6	5	4	3	2	1	0
EP7INT	EP6INT	EP5INT	EP4INT	EP3INT	EP2INT	EP1INT	EP0INT

• EP0INT: Mask Endpoint 0 Interrupt

• EP1INT: Mask Endpoint 1 Interrupt

• EP2INT: Mask Endpoint 2 Interrupt

• EP3INT: Mask Endpoint 3 Interrupt

• EP4INT: Mask Endpoint 4 Interrupt

• EP5INT: Mask Endpoint 5 Interrupt

• EP6INT: Mask Endpoint 6 Interrupt

• EP7INT: Mask Endpoint 7 Interrupt

0: Corresponding Endpoint Interrupt is disabled

1: Corresponding Endpoint Interrupt is enabled

• RXSUSP: Mask UDP Suspend Interrupt

0: UDP Suspend Interrupt is disabled

1: UDP Suspend Interrupt is enabled

• RXRSM: Mask UDP Resume Interrupt.

0: UDP Resume Interrupt is disabled

1: UDP Resume Interrupt is enabled

• SOFINT: Mask Start Of Frame Interrupt

0: Start of Frame Interrupt is disabled

1: Start of Frame Interrupt is enabled

• BIT12: UDP_IMR Bit 12

Bit 12 of UDP_IMR cannot be masked and is always read at 1.



• WAKEUP: USB Bus WAKEUP Interrupt

0: USB Bus Wakeup Interrupt is disabled

1: USB Bus Wakeup Interrupt is enabled

Note: When the USB block is in suspend mode, the application may power down the USB logic. In this case, any USB HOST resume request that is made must be taken into account and, thus, the reset value of the RXRSM bit of the register UDP_IMR is enabled.



40.7.7 UDP Interrupt Status Register

Name: UDP_ISR
Address: 0x4003401C
Access: Read-only

Access:	Read-only						
31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	-
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
_	_	WAKEUP	ENDBUSRES	SOFINT	EXTRSM	RXRSM	RXSUSP
7	6	5	4	3	2	1	0
EP7INT	EP6INT	EP5INT	EP4INT	EP3INT	EP2INT	EP1INT	EP0INT

• EP0INT: Endpoint 0 Interrupt Status

• EP1INT: Endpoint 1 Interrupt Status

• EP2INT: Endpoint 2 Interrupt Status

• EP3INT: Endpoint 3 Interrupt Status

• EP4INT: Endpoint 4 Interrupt Status

• EP5INT: Endpoint 5 Interrupt Status

• EP6INT: Endpoint 6 Interrupt Status

• EP7INT: Endpoint 7Interrupt Status

0: No Endpoint0 Interrupt pending

1: Endpoint0 Interrupt has been raised

Several signals can generate this interrupt. The reason can be found by reading UDP CSR0:

RXSETUP set to 1

RX_DATA_BK0 set to 1

RX_DATA_BK1 set to 1

TXCOMP set to 1

STALLSENT set to 1

EP0INT is a sticky bit. Interrupt remains valid until EP0INT is cleared by writing in the corresponding UDP_CSR0 bit.

• RXSUSP: UDP Suspend Interrupt Status

0: No UDP Suspend Interrupt pending

1: UDP Suspend Interrupt has been raised

The USB device sets this bit when it detects no activity for 3 ms. The USB device enters Suspend mode.



• RXRSM: UDP Resume Interrupt Status

0: No UDP Resume Interrupt pending

1: UDP Resume Interrupt has been raised

The USB device sets this bit when a UDP resume signal is detected at its port.

After reset, the state of this bit is undefined, the application must clear this bit by setting the RXRSM flag in the UDP_ICR.

SOFINT: Start of Frame Interrupt Status

- 0: No Start of Frame Interrupt pending
- 1: Start of Frame Interrupt has been raised

This interrupt is raised each time a SOF token has been detected. It can be used as a synchronization signal by using isochronous endpoints.

• ENDBUSRES: End of BUS Reset Interrupt Status

- 0: No End of Bus Reset Interrupt pending
- 1: End of Bus Reset Interrupt has been raised

This interrupt is raised at the end of a UDP reset sequence. The USB device must prepare to receive requests on the endpoint 0. The host starts the enumeration, then performs the configuration.

• WAKEUP: UDP Resume Interrupt Status

- 0: No Wakeup Interrupt pending
- 1: A Wakeup Interrupt (USB Host Sent a RESUME or RESET) occurred since the last clear.

After reset the state of this bit is undefined; the application must clear this bit by setting the WAKEUP flag in the UDP_ICR.



40.7.8 UDP Interrupt Clear Register

Name: UDP_ICR
Address: 0x40034020
Access: Write-only

Access:	Write-only						
31	30	29	28	27	26	25	24
_	-	-	-	-	_	-	-
23	22	21	20	19	18	17	16
_	-	-	_	-	-	-	-
15	14	13	12	11	10	9	8
_	-	WAKEUP	ENDBUSRES	SOFINT	EXTRSM	RXRSM	RXSUSP
7	6	5	4	3	2	1	0
_	_	_	_	_	_	_	_

• RXSUSP: Clear UDP Suspend Interrupt

0: No effect

1: Clears UDP Suspend Interrupt

• RXRSM: Clear UDP Resume Interrupt

0: No effect

1: Clears UDP Resume Interrupt

• SOFINT: Clear Start Of Frame Interrupt

0: No effect

1: Clears Start Of Frame Interrupt

• ENDBUSRES: Clear End of Bus Reset Interrupt

0: No effect

1: Clears End of Bus Reset Interrupt

• WAKEUP: Clear Wakeup Interrupt

0: No effect

1: Clears Wakeup Interrupt



40.7.9 UDP Reset Endpoint Register

Name: UDP_RST_EP
Address: 0x40034028
Access: Read/Write

ACCESS.	Reau/write						
31	30	29	28	27	26	25	24
_	-	_	_	_	-	_	-
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
_	_	_	_	_	_	-	_
7	6	5	4	3	2	1	0
EP7	EP6	EP5	EP4	EP3	EP2	EP1	EP0

• EP0: Reset Endpoint 0

• EP1: Reset Endpoint 1

• EP2: Reset Endpoint 2

• EP3: Reset Endpoint 3

• EP4: Reset Endpoint 4

• EP5: Reset Endpoint 5

• EP6: Reset Endpoint 6

• EP7: Reset Endpoint 7

This flag is used to reset the FIFO associated with the endpoint and the bit RXBYTECOUNT in the UDP_CSRx. It also resets the data toggle to DATA0. It is useful after removing a HALT condition on a BULK endpoint. Refer to Chapter 5.8.5 in the USB Serial Bus Specification, Rev.2.0.

Warning: This flag must be cleared at the end of the reset. It does not clear UDP_CSRx flags.

0: No reset

1: Forces the corresponding endpoint FIF0 pointers to 0, therefore RXBYTECNT field is read at 0 in UDP_CSRx Resetting the endpoint is a two-step operation:

- 1. Set the corresponding EPx field.
- 2. Clear the corresponding EPx field.

40.7.10 UDP Endpoint Control and Status Register (CONTROL_BULK)

Name: UDP CSRx [x = 0..7] (CONTROL BULK)

Address: 0x40034030
Access: Read/Write

Access:	Read/write						
31	30	29	28	27	26	25	24
_	-	_	_	-		RXBYTECNT	
23	22	21	20	19	18	17	16
			RXBY [*]	TECNT			
15	14	13	12	11	10	9	8
EPEDS	_	_	_	DTGLE		EPTYPE	
7	6	5	4	3	2	1	0
DIR	RX_DATA_BK1	FORCESTALL	TXPKTRDY	STALLSENT	RXSETUP	RX_DATA_ BK0	TXCOMP

WARNING: Due to synchronization between MCK and UDPCK, the software application must wait for the end of the write operation before executing another write by polling the bits which must be set/cleared.

```
#if defined ( __ICCARM___ )
  #define nop() (__no_operation())
#elif defined
               ( ___GNUC___ )
  #define nop() __asm__ _volatile__ ( "nop" )
#endif
/// Bitmap for all status bits in CSR that are not effected by a value 1.
#define REG_NO_EFFECT_1_ALL AT91C_UDP_RX_DATA_BK0\
                            | AT91C_UDP_RX_DATA_BK1\
                             | AT91C_UDP_STALLSENT\
                             | AT91C_UDP_RXSETUP\
                             AT91C_UDP_TXCOMP
/// Sets the specified bit(s) in the UDP_CSR register.
/// \param endpoint The endpoint number of the CSR to process.
/// \param flags The bitmap to set to 1.
#define SET_CSR(endpoint, flags) \
   { \
      volatile unsigned int reg; \
      reg = AT91C_BASE_UDP->UDP_CSR[endpoint] ; \
       reg |= REG_NO_EFFECT_1_ALL; \
      reg |= (flags); \
      AT91C_BASE_UDP->UDP_CSR[endpoint] = reg; \
for( nop_count=0; nop_count<15; nop_count++ ) {\</pre>
                nop();\
        } \
    }
```



In a preemptive environment, set or clear the flag and wait for a time of 1 UDPCK clock cycle and 1peripheral clock cycle. However, RX_DATA_BK0, TXPKTRDY, RX_DATA_BK1 require wait times of 3 UDPCK clock cycles and 5 peripheral clock cycles before accessing DPR.

• TXCOMP: Generates an IN Packet with Data Previously Written in the DPR

This flag generates an interrupt while it is set to one.

Write (cleared by the firmware):

- 0: Clear the flag, clear the interrupt
- 1: No effect

Read (Set by the USB peripheral):

- 0: Data IN transaction has not been acknowledged by the Host
- 1: Data IN transaction is achieved, acknowledged by the Host

After having issued a Data IN transaction setting TXPKTRDY, the device firmware waits for TXCOMP to be sure that the host has acknowledged the transaction.

RX_DATA_BK0: Receive Data Bank 0

This flag generates an interrupt while it is set to one.

Write (cleared by the firmware):

- 0: Notify USB peripheral device that data have been read in the FIFO's Bank 0.
- 1: To leave the read value unchanged.

Read (Set by the USB peripheral):

- 0: No data packet has been received in the FIFO's Bank 0.
- 1: A data packet has been received, it has been stored in the FIFO's Bank 0.

When the device firmware has polled this bit or has been interrupted by this signal, it must transfer data from the FIFO to the microcontroller memory. The number of bytes received is available in RXBYTCENT field. Bank 0 FIFO values are read through the UDP_FDRx. Once a transfer is done, the device firmware must release Bank 0 to the USB peripheral device by clearing RX_DATA_BK0.

After setting or clearing this bit, a wait time of 3 UDPCK clock cycles and 3 peripheral clock cycles is required before accessing DPR.



RXSETUP: Received Setup

This flag generates an interrupt while it is set to one.

Read:

0: No setup packet available.

1: A setup data packet has been sent by the host and is available in the FIFO.

Write:

0: Device firmware notifies the USB peripheral device that it has read the setup data in the FIFO.

1: No effect.

This flag is used to notify the USB device firmware that a valid Setup data packet has been sent by the host and successfully received by the USB device. The USB device firmware may transfer Setup data from the FIFO by reading the UDP_FDRx to the microcontroller memory. Once a transfer has been done, RXSETUP must be cleared by the device firmware.

Ensuing Data OUT transaction is not accepted while RXSETUP is set.

STALLSENT: Stall Sent

This flag generates an interrupt while it is set to one.

This ends a STALL handshake.

Read:

0: Host has not acknowledged a stall

1: Host has acknowledged the stall

Write:

0: Resets the STALLSENT flag, clears the interrupt

1: No effect

This is mandatory for the device firmware to clear this flag. Otherwise the interrupt remains.

Refer to chapters 8.4.5 and 9.4.5 of the *Universal Serial Bus Specification*, *Rev. 2.0* for more information on the STALL handshake.

• TXPKTRDY: Transmit Packet Ready

This flag is cleared by the USB device.

This flag is set by the USB device firmware.

Read:

0: There is no data to send.

1: The data is waiting to be sent upon reception of token IN.

Write:

0: Can be used in the procedure to cancel transmission data. (See Section 40.6.2.5 "Transmit Data Cancellation" on page 1015)

1: A new data payload has been written in the FIFO by the firmware and is ready to be sent.

This flag is used to generate a Data IN transaction (device to host). Device firmware checks that it can write a data payload in the FIFO, checking that TXPKTRDY is cleared. Transfer to the FIFO isdone by writing in the UDP_FDRx. Once the data payload has been transferred to the FIFO, the firmware notifies the USB device setting TXPKTRDY to one. USB bus transactions can start. TXCOMP is set once the data payload has been received by the host.



After setting or clearing this bit, a wait time of 3 UDPCK clock cycles and 3 peripheral clock cycles is required before accessing DPR.

FORCESTALL: Force Stall (used by Control, Bulk and Isochronous Endpoints)

Read:

0: Normal state

1: Stall state

Write:

0: Return to normal state

1: Send STALL to the host

Refer to chapters 8.4.5 and 9.4.5 of the *Universal Serial Bus Specification, Rev. 2.0* for more information on the STALL handshake.

Control endpoints: During the data stage and status stage, this bit indicates that the microcontroller cannot complete the request.

Bulk and interrupt endpoints: This bit notifies the host that the endpoint is halted.

The host acknowledges the STALL, device firmware is notified by the STALLSENT flag.

• RX_DATA_BK1: Receive Data Bank 1 (only used by endpoints with ping-pong attributes)

This flag generates an interrupt while it is set to one.

Write (cleared by the firmware):

0: Notifies USB device that data have been read in the FIFO's Bank 1.

1: To leave the read value unchanged.

Read (Set by the USB peripheral):

0: No data packet has been received in the FIFO's Bank 1.

1: A data packet has been received, it has been stored in FIFO's Bank 1.

When the device firmware has polled this bit or has been interrupted by this signal, it must transfer data from the FIFO to microcontroller memory. The number of bytes received is available in RXBYTECNT field. Bank 1 FIFO values are read through UDP_FDRx. Once a transfer is done, the device firmware must release Bank 1 to the USB device by clearing RX_DATA_BK1.

After setting or clearing this bit, a wait time of 3 UDPCK clock cycles and 3 peripheral clock cycles is required before accessing DPR.

• DIR: Transfer Direction (only available for control endpoints)

Read/Write

0: Allows Data OUT transactions in the control data stage.

1: Enables Data IN transactions in the control data stage.

Refer to Chapter 8.5.3 of the *Universal Serial Bus Specification, Rev. 2.0* for more information on the control data stage.

This bit must be set before UDP_CSRx/RXSETUP is cleared at the end of the setup stage. According to the request sent in the setup data packet, the data stage is either a device to host (DIR = 1) or host to device (DIR = 0) data transfer. It is not necessary to check this bit to reverse direction for the status stage.



• EPTYPE[2:0]: Endpoint Type

Read/Write

Value	Name	Description
0	CTRL	Control
1	ISO_OUT	Isochronous OUT
5	ISO_IN	Isochronous IN
2	BULK_OUT	Bulk OUT
6	BULK_IN	Bulk IN
3	INT_OUT	Interrupt OUT
7	INT_IN	Interrupt IN

• DTGLE: Data Toggle

Read-only:

0: Identifies DATA0 packet

1: Identifies DATA1 packet

Refer to Chapter 8 of the *Universal Serial Bus Specification, Rev. 2.0* for more information on DATA0, DATA1 packet definitions.

• EPEDS: Endpoint Enable Disable

Read:

0: Endpoint disabled

1: Endpoint enabled

Write:

0: Disables endpoint

1: Enables endpoint

Control endpoints are always enabled. Reading or writing this field has no effect on control endpoints.

Note: After reset, all endpoints are configured as control endpoints (zero).

• RXBYTECNT[10:0]: Number of Bytes Available in the FIFO

Read-only

When the host sends a data packet to the device, the USB device stores the data in the FIFO and notifies the microcontroller. The microcontroller can load the data from the FIFO by reading RXBYTECENT bytes in the UDP_FDRx.



40.7.11 UDP Endpoint Control and Status Register (ISOCHRONOUS)

Name: UDP CSRx [x = 0..7] (ISOCHRONOUS)

Address: 0x40034030

Access: Read/Write

31	30	29	28	27	26	25	24
_	_	_	_	_	RXBYTECNT		
23	22	21	20	19	18	17	16
RXBYTECNT							
15	14	13	12	11	10	9	8
EPEDS	_	_	-	DTGLE	EPTYPE		
7	6	5	4	3	2	1	0
DIR	RX_DATA_BK1	FORCESTALL	TXPKTRDY	ISOERROR	RXSETUP	RX_DATA_ BK0	TXCOMP

• TXCOMP: Generates an IN Packet with Data Previously Written in the DPR

This flag generates an interrupt while it is set to one.

Write (cleared by the firmware):

0: Clear the flag, clear the interrupt.

1: No effect.

Read (Set by the USB peripheral):

0: Data IN transaction has not been acknowledged by the Host.

1: Data IN transaction is achieved, acknowledged by the Host.

After having issued a Data IN transaction setting TXPKTRDY, the device firmware waits for TXCOMP to be sure that the host has acknowledged the transaction.

• RX_DATA_BK0: Receive Data Bank 0

This flag generates an interrupt while it is set to one.

Write (cleared by the firmware):

0: Notify USB peripheral device that data have been read in the FIFO's Bank 0.

1: To leave the read value unchanged.

Read (Set by the USB peripheral):

0: No data packet has been received in the FIFO's Bank 0.

1: A data packet has been received, it has been stored in the FIFO's Bank 0.

When the device firmware has polled this bit or has been interrupted by this signal, it must transfer data from the FIFO to the microcontroller memory. The number of bytes received is available in RXBYTCENT field. Bank 0 FIFO values are read through the UDP_FDRx. Once a transfer is done, the device firmware must release Bank 0 to the USB peripheral device by clearing RX_DATA_BK0.

After setting or clearing this bit, a wait time of 3 UDPCK clock cycles and 3 peripheral clock cycles is required before accessing DPR.



RXSETUP: Received Setup

This flag generates an interrupt while it is set to one.

Read:

0: No setup packet available.

1: A setup data packet has been sent by the host and is available in the FIFO.

Write:

0: Device firmware notifies the USB peripheral device that it has read the setup data in the FIFO.

1: No effect.

This flag is used to notify the USB device firmware that a valid Setup data packet has been sent by the host and successfully received by the USB device. The USB device firmware may transfer Setup data from the FIFO by reading the UDP_FDRx to the microcontroller memory. Once a transfer has been done, RXSETUP must be cleared by the device firmware.

Ensuing Data OUT transaction is not accepted while RXSETUP is set.

ISOERROR: A CRC error has been detected in an isochronous transfer

This flag generates an interrupt while it is set to one.

Read:

0: No error in the previous isochronous transfer.

1: CRC error has been detected, data available in the FIFO are corrupted.

Write:

0: Resets the ISOERROR flag, clears the interrupt.

1: No effect.

• TXPKTRDY: Transmit Packet Ready

This flag is cleared by the USB device.

This flag is set by the USB device firmware.

Read:

0: There is no data to send.

1: The data is waiting to be sent upon reception of token IN.

Write:

0: Can be used in the procedure to cancel transmission data. (See Section 40.6.2.5 "Transmit Data Cancellation" on page 1015)

1: A new data payload has been written in the FIFO by the firmware and is ready to be sent.

This flag is used to generate a Data IN transaction (device to host). Device firmware checks that it can write a data payload in the FIFO, checking that TXPKTRDY is cleared. Transfer to the FIFO isdone by writing in the UDP_FDRx. Once the data payload has been transferred to the FIFO, the firmware notifies the USB device setting TXPKTRDY to one. USB bus transactions can start. TXCOMP is set once the data payload has been received by the host.

After setting or clearing this bit, a wait time of 3 UDPCK clock cycles and 3 peripheral clock cycles is required before accessing DPR.



• FORCESTALL: Force Stall (used by Control, Bulk and Isochronous Endpoints)

Read:

0: Normal state.

1: Stall state.

Write:

0: Return to normal state.

1: Send STALL to the host.

Refer to chapters 8.4.5 and 9.4.5 of the *Universal Serial Bus Specification, Rev. 2.0* for more information on the STALL handshake.

Control endpoints: During the data stage and status stage, this bit indicates that the microcontroller cannot complete the request.

Bulk and interrupt endpoints: This bit notifies the host that the endpoint is halted.

The host acknowledges the STALL, device firmware is notified by the STALLSENT flag.

• RX DATA BK1: Receive Data Bank 1 (only used by endpoints with ping-pong attributes)

This flag generates an interrupt while it is set to one.

Write (cleared by the firmware):

0: Notifies USB device that data have been read in the FIFO's Bank 1.

1: To leave the read value unchanged.

Read (set by the USB peripheral):

0: No data packet has been received in the FIFO's Bank 1.

1: A data packet has been received, it has been stored in FIFO's Bank 1.

When the device firmware has polled this bit or has been interrupted by this signal, it must transfer data from the FIFO to microcontroller memory. The number of bytes received is available in RXBYTECNT field. Bank 1 FIFO values are read through UDP_FDRx. Once a transfer is done, the device firmware must release Bank 1 to the USB device by clearing RX_DATA_BK1.

After setting or clearing this bit, a wait time of 3 UDPCK clock cycles and 3 peripheral clock cycles is required before accessing DPR.

• DIR: Transfer Direction (only available for control endpoints)

Read/Write

0: Allows Data OUT transactions in the control data stage.

1: Enables Data IN transactions in the control data stage.

Refer to Chapter 8.5.3 of the Universal Serial Bus Specification, Rev. 2.0 for more information on the control data stage.

This bit must be set before UDP_CSRx/RXSETUP is cleared at the end of the setup stage. According to the request sent in the setup data packet, the data stage is either a device to host (DIR = 1) or host to device (DIR = 0) data transfer. It is not necessary to check this bit to reverse direction for the status stage.



• EPTYPE[2:0]: Endpoint Type

Read/Write

Value	Name	Description
0	CTRL	Control
1	ISO_OUT	Isochronous OUT
5	ISO_IN	Isochronous IN
2	BULK_OUT	Bulk OUT
6	BULK_IN	Bulk IN
3	INT_OUT	Interrupt OUT
7	INT_IN	Interrupt IN

• DTGLE: Data Toggle

Read-only

0: Identifies DATA0 packet

1: Identifies DATA1 packet

Refer to Chapter 8 of the *Universal Serial Bus Specification*, Rev. 2.0 for more information on DATA0, DATA1 packet definitions.

• EPEDS: Endpoint Enable Disable

Read:

0: Endpoint disabled

1: Endpoint enabled

Write:

0: Disables endpoint

1: Enables endpoint

Control endpoints are always enabled. Reading or writing this field has no effect on control endpoints.

Note: After reset, all endpoints are configured as control endpoints (zero).

• RXBYTECNT[10:0]: Number of Bytes Available in the FIFO

Read-only

When the host sends a data packet to the device, the USB device stores the data in the FIFO and notifies the microcontroller. The microcontroller can load the data from the FIFO by reading RXBYTECENT bytes in the UDP_FDRx.



40.7.12 UDP FIFO Data Register

Name: UDP_FDRx [x = 0..7]

Address: 0x40034050
Access: Read/Write

31	30	29	28	27	26	25	24
_	-	-	-	-	-	-	-
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
_	_	_	-	_	_	_	_
7	6	5	4	3	2	1	0
FIFO_DATA							

• FIFO_DATA[7:0]: FIFO Data Value

The microcontroller can push or pop values in the FIFO through this register.

RXBYTECNT in the corresponding UDP_CSRx is the number of bytes to be read from the FIFO (sent by the host).

The maximum number of bytes to write is fixed by the Max Packet Size in the Standard Endpoint Descriptor. It can not be more than the physical memory size associated to the endpoint. Refer to the *Universal Serial Bus Specification, Rev. 2.0* for more information.

40.7.13 UDP Transceiver Control Register

Name: UDP_TXVC
Address: 0x40034074
Access: Read/Write

Access.	ixeau/vviile						
31	30	29	28	27	26	25	24
-	-	_	-	-	-	-	-
23	22	21	20	19	18	17	16
-	_	_	-	-	-	-	_
15	14	13	12	11	10	9	8
_	_	_	_	_	_	PUON	TXVDIS
7	6	5	4	3	2	1	0
_	_	_	_	_	_	_	_

WARNING: The UDP peripheral clock in the Power Management Controller (PMC) must be enabled before any read/write operations to the UDP registers including the UDP_TXVC register.

• TXVDIS: Transceiver Disable

When UDP is disabled, power consumption can be reduced significantly by disabling the embedded transceiver. This can be done by setting TXVDIS field.

To enable the transceiver, TXVDIS must be cleared.

• PUON: Pull-up On

0: The 1.5K Ω integrated pull-up on DDP is disconnected.

1: The 1.5 K Ω integrated pull-up on DDP is connected.

NOTE: If the USB pull-up is not connected on DDP, the user should not write in any UDP register other than the UDP_TXVC register. This is because if DDP and DDM are floating at 0, or pulled down, then SE0 is received by the device with the consequence of a USB Reset.



41. Analog Comparator Controller (ACC)

41.1 Description

The Analog Comparator Controller (ACC) configures the analog comparator and generates an interrupt depending on user settings. The analog comparator embeds two 8-to-1 multiplexers that generate two internal inputs. These inputs are compared, resulting in a compare output. The hysteresis level, edge detection and polarity are configurable.

The ACC also generates a compare event which can be used by the Pulse Width Modulator (PWM).

Refer to Figure 41-1 on page 1045 for detailed schematics.


41.2 Embedded Characteristics

- Eight User Analog Inputs Selectable for Comparison
- Four Voltage References Selectable for Comparison: Temperature Sensor (TS), ADVREF, DAC0 and DAC1
- Interrupt Generation
- Compare Event Fault Generation for PWM



41.3 Block Diagram

Figure 41-1. Analog Comparator Controller Block Diagram



41.4 Pin Name List

Table 41-1. ACC Pin List

Pin Name	Description	Туре
AD0AD7	Analog inputs	Input
TS	On-chip temperature sensor	Input
ADVREF	ADC voltage reference	Input
DAC0, DAC1	On-chip DAC outputs	Input
FAULT	Drives internal fault input of PWM	Output



41.5 Product Dependencies

41.5.1 I/O Lines

The analog input pins (AD0-AD7 and DAC0-1) are multiplexed with digital functions (PIO) on the IO line. By writing the SELMINUS and SELPLUS fields in the ACC Mode register (ACC_MR), the associated IO lines are set to analog mode.

41.5.2 Power Management

The ACC is clocked through the Power Management Controller (PMC), thus the programmer must first configure the PMC to enable the ACC clock.

Note that the voltage regulator must be activated to use the analog comparator.

41.5.3 Interrupt

The ACC has an interrupt line connected to the Interrupt Controller (IC). In order to handle interrupts, the Interrupt Controller must be programmed before configuring the ACC.

Table 41-2. Peripheral IDs

Instance	ID		
ACC	33		

41.5.4 Fault Output

The ACC has the FAULT output connected to the FAULT input of PWM. Please refer to chapter Section 41.6.4 "Fault Mode" and implementation of the PWM in the product.

41.6 Functional Description

41.6.1 Description

The Analog Comparator Controller (ACC) controls the analog comparator settings and performs post-processing of the analog comparator output.

When the analog comparator settings are modified, the output of the analog cell may be invalid. The ACC masks the output for the invalid period.

A comparison flag is triggered by an event on the output of the analog comparator and an interrupt is generated. The event on the analog comparator output can be selected among falling edge, rising edge or any edge.

The ACC registers are listed in Table 41-3.

registers (whatever the register data content).

41.6.2 Analog Settings

The user can select the input hysteresis and configure two different options, characterized as follows:

- High-speed: shortest propagation delay/highest current consumption
- Low-power: longest propagation delay/lowest current consumption

41.6.3 Output Masking Period

As soon as the analog comparator settings change, the output is invalid for a duration depending on ISEL current. A masking period is automatically triggered as soon as a write access is performed on ACC_MR or ACC_ACR

When ISEL = 0, the mask period is $8 \times t_{MCK}$. When ISEL = 1, the mask period is $128 \times t_{MCK}$.

The masking period is reported by reading a negative value (bit 31 set) on ACC ISR register

41.6.4 Fault Mode

In fault mode, a comparison match event is communicated by the ACC fault output which is directly and internally connected to a PWM fault input.

The source of the fault output can be configured as either a combinational value derived from the analog comparator output or as the MCK resynchronized value (Refer to Figure 41-1 "Analog Comparator Controller Block Diagram").

41.6.5 Register Write Protection

To prevent any single software error from corrupting ACC behavior, certain registers in the address space can be write-protected by setting the WPEN bit in the "ACC Write Protection Mode Register" (ACC_WPMR).

If a write access to a write-protected register is detected, the WPVS flag in the "ACC Write Protection Status Register" (ACC_WPSR) is set and the field WPVSRC indicates the register in which the write access has been attempted.

The WPVS bit is automatically cleared after reading the ACC WPSR.

The following registers can be write-protected:

- "ACC Mode Register"
- "ACC Analog Control Register"



41.7 Analog Comparator Controller (ACC) User Interface

Table 41-3. Register Mapping

Offset	Register	Name	Access	Reset
0x00	Control Register	ACC_CR	Write-only	
0x04	Mode Register	ACC_MR	Read/Write	0
0x08-0x20	Reserved			
0x24	Interrupt Enable Register	ACC_IER	Write-only	
0x28	Interrupt Disable Register	ACC_IDR	Write-only	
0x2C	Interrupt Mask Register	ACC_IMR	Read-only	0
0x30	Interrupt Status Register	ACC_ISR	Read-only	0
0x34-0x90	Reserved			
0x94	Analog Control Register	ACC_ACR	Read/w	0
0x98-0xE0	Reserved			
0xE4	Write Protection Mode Register	ACC_WPMR	Read/Write	0
0xE8	Write Protection Status Register	ACC_WPSR	Read-only	0
0xEC-0xF8	Reserved			
0xFC	Reserved	_	_	-

Notes: 1.

41.7.1 ACC Control Register

Name: ACC_CR
Address: 0x40040000
Access: Write-only

31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
_	-		-	_	_	_	_
7	6	5	4	3	2	1	0
-	-	_	_	-	-	_	SWRST

• SWRST: Software Reset

0: No effect.

1: Resets the module.



41.7.2 ACC Mode Register

Name: ACC_MR Address: 0x40040004 Access: Read/Write

31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
_	FE	SELFS	INV	_	EDGETYP		ACEN
7	6	5	4	3	2	1	0
_	SELPLUS			_	SELMINUS		

This register can only be written if the WPEN bit is cleared in the ACC Write Protection Mode Register.

• SELMINUS: Selection for Minus Comparator Input

0..7: Selects the input to apply on analog comparator SELMINUS comparison input.

Value	Name	Description		
0	TS	Select TS		
1	ADVREF	Select ADVREF		
2	DAC0	Select DAC0		
3	DAC1	Select DAC1		
4	AD0	Select AD0		
5	AD1	Select AD1		
6	AD2	Select AD2		
7	AD3	Select AD3		

• SELPLUS: Selection For Plus Comparator Input

0..7: Selects the input to apply on analog comparator SELPLUS comparison input.

Value	Name	Description
0	AD0	Select AD0
1	AD1	Select AD1
2	AD2	Select AD2
3	AD3	Select AD3
4	AD4	Select AD4
5	AD5	Select AD5
6	AD6	Select AD6
7	AD7	Select AD7

• ACEN: Analog Comparator Enable

0 (DIS): Analog comparator disabled.

1 (EN): Analog comparator enabled.

• EDGETYP: Edge Type

Value	Name	Description		
0	RISING	Only rising edge of comparator output		
1	FALLING	Falling edge of comparator output		
2	ANY	Any edge of comparator output		

• INV: Invert Comparator Output

0 (DIS): Analog comparator output is directly processed.

1 (EN): Analog comparator output is inverted prior to being processed.

• SELFS: Selection Of Fault Source

0 (CF): The CF flag is used to drive the FAULT output.

1 (OUTPUT): The output of the analog comparator flag is used to drive the FAULT output.

• FE: Fault Enable

0 (DIS): The FAULT output is tied to 0.

1 (EN): The FAULT output is driven by the signal defined by SELFS.



41.7.3 ACC Interrupt Enable Register

Name: ACC_IER
Address: 0x40040024
Access: Write-only

	•						
31	30	29	28	27	26	25	24
_	_	_	_	_	_	-	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
_	_	_	_	_	_	_	_
7	6	5	4	3	2	1	0
_	_	_	_	_	_	_	CE

• CE: Comparison Edge

0: No effect.

^{1:} Enables the interrupt when the selected edge (defined by EDGETYP) occurs.

41.7.4 ACC Interrupt Disable Register

Name: ACC_IDR
Address: 0x40040028
Access: Write-only

	-						
31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_		-	-		-	_
15	14	13	12	11	10	9	8
_	_		-	-		-	_
7	6	5	4	3	2	1	0
_	-	_	_	_	_	_	CE

• CE: Comparison Edge

0: No effect.



^{1:} Disables the interrupt when the selected edge (defined by EDGETYP) occurs.

41.7.5 ACC Interrupt Mask Register

Name: ACC_IMR
Address: 0x4004002C
Access: Read-only

31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
_	_	_	_	_	_	_	_
7	6	5	4	3	2	1	0
_	_	_	_	_	_	_	CE

• CE: Comparison Edge

0: The interrupt is disabled.

1: The interrupt is enabled.

41.7.6 ACC Interrupt Status Register

Name: ACC_ISR
Address: 0x40040030
Access: Read-only

	-						
31	30	29	28	27	26	25	24
MASK	_	_	_	_	_	-	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	-	_
15	14	13	12	11	10	9	8
_	_	_	_	_	_	_	_
7	6	5	4	3	2	1	0
_	_	_	_	_	_	SCO	CE

• CE: Comparison Edge

0: No edge occurred (defined by EDGETYP) on analog comparator output since the last read of ACC_ISR.

1: A selected edge (defined by EDGETYP) on analog comparator output occurred since the last read of ACC_ISR.

• SCO: Synchronized Comparator Output

Returns an image of the analog comparator output after being pre-processed (refer to Figure 41-1 on page 1045).

If INV = 0

SCO = 0 if inn > inp

SCO = 1 if inp > inn

If INV = 1

SCO = 1 if inn > inp

SCO = 0 if inp > inn

• MASK: Flag Mask

0: The CE flag and SCO value are valid.

1: The CE flag and SCO value are invalid.

41.7.7 ACC Analog Control Register

Name: ACC_ACR Address: 0x40040094 Access: Read/Write

31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
_		-	-		-	_	_
7	6	5	4	3	2	1	0
_	_	_	_	_	HY	ST	ISEL

This register can only be written if the WPEN bit is cleared in ACC Write Protection Mode Register.

• ISEL: Current Selection

Refer to the section on ACC electrical characteristics in the datasheet.

0 (LOPW): Low-power option. 1 (HISP): High-speed option.

• HYST: Hysteresis Selection

0 to 3: Refer to the section on ACC electrical characteristics in the datasheet.

41.7.8 ACC Write Protection Mode Register

Name: ACC_WPMR
Address: 0x400400E4
Access: Read/Write
Reset: See Table 41-3

31	30	29	28	27	26	25	24
			WPI	KEY			
23	22	21	20	19	18	17	16
	WPKEY						
15	14	13	12	11	10	9	8
	WPKEY						
7	6	5	4	3	2	1	0
_	_	_	_	_	_	_	WPEN

• WPEN: Write Protection Enable

0: Disables the write protection if WPKEY corresponds to 0x414343 ("ACC" in ASCII).

See "Register Write Protection" on page 1047 for the list of registers that can be write-protected.

• WPKEY: Write Protection Key

Value	Name	Description
0x414343 PASSWD		Writing any other value in this field aborts the write operation of the WPEN bit.
0.00	17.00112	Always reads as 0.



^{1:} Enables the write protection if WPKEY corresponds to 0x414343 ("ACC" in ASCII).

41.7.9 ACC Write Protection Status Register

Name: ACC_WPSR
Address: 0x400400E8
Access: Read-only

Reset: See Table 41-3

31	30	29	28	27	26	25	24
_	_	_	_	_	_	-	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	-	_
15	14	13	12	11	10	9	8
_	_	_	-	-	_	1	_
7	6	5	4	3	2	1	0
_	-	-	-	-	_	_	WPVS

• WPVS: Write Protection Violation Status

0: No write protection violation has occurred since the last read of ACC_WPSR.

^{1:} A write protection violation (WPEN = 1) has occurred since the last read of ACC_WPSR.

42. Analog-to-Digital Converter (ADC)

42.1 Description

The ADC is based on a 12-bit Analog-to-Digital Converter (ADC) managed by an ADC Controller. Refer to Figure 42-1, "Analog-to-Digital Converter Block Diagram". It also integrates a 16-to-1 analog multiplexer, making possible the analog-to-digital conversions of 16 analog lines. The conversions extend from 0V to the voltage carried on pin ADVREF.

Conversion results are reported in a common register for all channels, as well as in a channel-dedicated register.

The last channel is internally connected by a temperature sensor.

Software trigger, external trigger on rising edge of the ADTRG pin or internal triggers from Timer Counter output(s) are configurable.

The comparison circuitry allows automatic detection of values below a threshold, higher than a threshold, in a given range or outside the range, thresholds and ranges being fully configurable.

The ADC Controller internal fault output is directly connected to PWM Fault input. This input can be asserted by means of comparison circuitry in order to immediately put the PWM outputs in a safe state (pure combinational path).

The ADC also integrates a Sleep Mode and a conversion sequencer and connects with a PDC channel. These features reduce both power consumption and processor intervention.

This ADC has a selectable single-ended or fully differential input and benefits from a 2-bit programmable gain.

A digital error correction circuit based on the multi-bit redundant signed digit (RSD) algorithm is employed in order to reduce INL and DNL errors.

Finally, the user can configure ADC timings, such as Startup Time and Tracking Time.




42.2 Embedded Characteristics

- 12-bit Resolution
- 1 MHz Conversion Rate
- On-chip Temperature Sensor Management
- Wide Range Power Supply Operation
- Selectable Single Ended or Differential Input Voltage
- Programmable Gain For Maximum Full Scale Input Range 0–V_{DD}
- Integrated Multiplexer Offering Up to 16 Independent Analog Inputs
- Individual Enable and Disable of Each Channel
- Hardware or Software Trigger
 - External Trigger Pin
 - Timer Counter Outputs (Corresponding TIOA Trigger)
 - PWM Event Line
- Drive of PWM Fault Input
- PDC Support
- Possibility of ADC Timings Configuration
- Two Sleep Modes and Conversion Sequencer
 - Automatic Wakeup on Trigger and Back to Sleep Mode after Conversions of all Enabled Channels
 - Possibility of Customized Channel Sequence
- Standby Mode for Fast Wakeup Time Response
 - Power Down Capability
- Automatic Window Comparison of Converted Values
- Register Write Protection



42.3 Block Diagram

Figure 42-1. Analog-to-Digital Converter Block Diagram



Note: DMA is sometimes referenced as PDC (Peripheral DMA Controller).



42.4 Signal Description

Table 42-1. ADC Pin Description

Pin Name	Description
ADVREF	Reference voltage
AD0-AD15 ⁽¹⁾	Analog input channels
ADTRG	External trigger

Note: 1. AD15 is not an actual pin but is internally connected to a temperature sensor.



42.5 Product Dependencies

42.5.1 Power Management

The ADC Controller is not continuously clocked. The programmer must first enable the ADC Controller MCK in the Power Management Controller (PMC) before using the ADC Controller. However, if the application does not require ADC operations, the ADC Controller clock can be stopped when not needed and restarted when necessary. Configuring the ADC Controller does not require the ADC Controller clock to be enabled.

42.5.2 Interrupt Sources

The ADC interrupt line is connected on one of the internal sources of the Interrupt Controller. Using the ADC interrupt requires the interrupt controller to be programmed first.

Table 42-2. Peripheral IDs

Instance	ID
ADC	29

42.5.3 Analog Inputs

The analog input pins can be multiplexed with PIO lines. In this case, the assignment of the ADC input is automatically done as soon as the corresponding channel is enabled by writing the register ADC_CHER. By default, after reset, the PIO line is configured as input with its pull-up enabled and the ADC input is connected to the GND.

42.5.4 Temperature Sensor

The temperature sensor is internally connected to channel index 15 of the ADC.

The temperature sensor provides an output voltage V_T that is proportional to the absolute temperature (PTAT). To activate the temperature sensor, TSON bit (ADC_ACR) needs to be set. After being set, the startup time of the temperature sensor must be achieved prior to initiating any measure.

42.5.5 I/O Lines

The pin ADTRG may be shared with other peripheral functions through the PIO Controller. In this case, the PIO Controller should be set accordingly to assign the pin ADTRG to the ADC function.

Table 42-3. I/O Lines

Instance	Signal	I/O Line	Peripheral
ADC	ADTRG	PA8	В
ADC	AD0	PA17	X1
ADC	AD1	PA18	X1
ADC	AD2/WKUP9	PA19	X1
ADC	AD3/WKUP10	PA20	X1
ADC	AD4/RTCOUT0	PB0	X1
ADC	AD5/RTCOUT1	PB1	X1
ADC	AD6/WKUP12	PB2	X1
ADC	AD7	PB3	X1
ADC	AD8	PA21	X1
ADC	AD9	PA22	X1



Table 42-3. I/O Lines

ADC	AD10	PC13	X1
ADC	AD11	PC15	X1
ADC	AD12	PC12	X1
ADC	AD13	PC29	X1
ADC	AD14	PC30	X1

42.5.6 Timer Triggers

Timer Counters may or may not be used as hardware triggers depending on user requirements. Thus, some or all of the timer counters may be unconnected.

42.5.7 PWM Event Line

PWM Event Lines may or may not be used as hardware triggers depending on user requirements.

42.5.8 Fault Output

The ADC Controller has the FAULT output connected to the FAULT input of PWM. Please refer to Section 42.6.13 "Fault Output" and implementation of the PWM in the product.

42.5.9 Conversion Performances

For performance and electrical characteristics of the ADC, see the product electrical characteristics.

42.6 Functional Description

42.6.1 Analog-to-Digital Conversion

The ADC uses the ADC Clock to perform conversions. Converting a single analog value to a 12-bit digital data requires Tracking Clock cycles as defined in the field TRACKTIM of the "ADC Mode Register". The ADC Clock frequency is selected in the PRESCAL field of the Mode Register (ADC_MR). The tracking phase starts during the conversion of the previous channel. If the tracking time is longer than the conversion time, the tracking phase is extended to the end of the previous conversion.

The ADC clock range is between MCK/2, if PRESCAL is 0, and MCK/512, if PRESCAL is set to 255 (0xFF). PRESCAL must be programmed in order to provide an ADC clock frequency according to the parameters given in the product "Electrical Characteristics" section.



Figure 42-2. Sequence of ADC conversions when Tracking time > Conversion time





Figure 42-3. Sequence of ADC conversions when Tracking time < Conversion time





42.6.2 Conversion Reference

The conversion is performed on a full range between 0V and the reference voltage pin ADVREF. Analog inputs between these voltages convert to values based on a linear conversion.

42.6.3 Conversion Resolution

The ADC supports 12-bit resolutions.


42.6.4 Conversion Results

When a conversion is completed, the resulting 12-bit digital value is stored in the Channel Data Register (ADC_CDRx) of the current channel and in the ADC Last Converted Data Register (ADC_LCDR). By setting the TAG option in the ADC_EMR, the ADC_LCDR presents the channel number associated to the last converted data in the CHNB field.

The channel EOC bit in the Status Register (ADC_SR) is set and the DRDY is set. In the case of a connected PDC channel, DRDY rising triggers a data request. In any case, either EOC and DRDY can trigger an interrupt.

Reading one of the Channel Data registers (ADC_CDRx) clears the corresponding EOC bit. Reading the ADC LCDR clears the DRDY bit.

Figure 42-4. EOCx and DRDY Flag Behavior




If the ADC_CDR is not read before further incoming data is converted, the corresponding Overrun Error (OVREx) flag is set in the Overrun Status Register (ADC_OVER).

Likewise, new data converted when DRDY is high sets the GOVRE bit (General Overrun Error) in ADC_SR.

The OVREx flag is automatically cleared when ADC_OVER is read, and GOVRE flag is automatically cleared when ADC_SR is read.



Figure 42-5. GOVRE and OVREx Flag Behavior



Warning: If the corresponding channel is disabled during a conversion or if it is disabled and then reenabled during a conversion, its associated data and its corresponding EOC and OVRE flags in ADC_SR are unpredictable.



42.6.5 Conversion Triggers


Conversions of the active analog channels are started with a software or hardware trigger. The software trigger is provided by writing the Control Register (ADC_CR) with the START bit at 1.

The hardware trigger can be one of the TIOA outputs of the Timer Counter channels, PWM Event line, or the external trigger input of the ADC (ADTRG). The hardware trigger is selected with the TRGSEL field in the ADC Mode Register (ADC_MR). The selected hardware trigger is enabled with the TRGEN bit in the ADC Mode Register.

The minimum time between two consecutive trigger events must be strictly greater than the duration time of the longest conversion sequence according to configuration of registers ADC_MR, ADC_CHSR, ADC_SEQR1, ADC_SEQR2.

If a hardware trigger is selected, the start of a conversion is triggered after a delay starting at each rising edge of the selected signal. Due to asynchronous handling, the delay may vary in a range of two MCK clock periods to on ADC clock period.

Figure 42-6. Hardware Trigger Delay



If one of the TIOA outputs is selected, the corresponding Timer Counter channel must be programmed in Waveform Mode.

Only one start command is necessary to initiate a conversion sequence on all the channels. The ADC hardware logic automatically performs the conversions on the active channels, then waits for a new request. The Channel Enable (ADC_CHER) and Channel Disable (ADC_CHDR) registers permit the analog channels to be enabled or disabled independently.

If the ADC is used with a PDC, only the transfers of converted data from enabled channels are performed and the resulting data buffers should be interpreted accordingly.

42.6.6 Sleep Mode and Conversion Sequencer

The ADC Sleep Mode maximizes power saving by automatically deactivating the ADC when it is not being used for conversions. Sleep Mode is selected by setting the SLEEP bit in the Mode Register (ADC_MR).

The Sleep mode is automatically managed by a conversion sequencer, which can automatically process the conversions of all channels at lowest power consumption.

This mode can be used when the minimum period of time between two successive trigger events is greater than the startup period of the analog-to-digital converter (see the product "ADC Characteristics" section).

When a start conversion request occurs, the ADC is automatically activated. As the analog cell requires a start-up time, the logic waits during this time and starts the conversion on the enabled channels. When all conversions are complete, the ADC is deactivated until the next trigger. Triggers occurring during the sequence are not taken into account.

A fast wake-up mode is available in the ADC_MR as a compromise between power saving strategy and responsiveness. Setting the FWUP bit enables the fast wake-up mode. In fast wake-up mode the ADC cell is not fully deactivated while no conversion is requested, thereby providing less power saving but faster wakeup.

The conversion sequencer allows automatic processing with minimum processor intervention and optimized power consumption. Conversion sequences can be performed periodically using a Timer/Counter output or the PWM event line. The periodic acquisition of several samples can be processed automatically without any intervention of the processor thanks to the PDC.



The sequence can be customized by programming the Sequence Channel Registers, ADC_SEQR1 and ADC_SEQR2 and setting the USEQ bit of the Mode Register (ADC_MR). The user can choose a specific order of channels and can program up to 16 conversions by sequence. The user is totally free to create a personal sequence, by writing channel numbers in ADC_SEQR1 and ADC_SEQR2. Not only can channel numbers be written in any sequence, channel numbers can be repeated several times. Only enabled sequence fields are converted, consequently to program a 15-conversion sequence, the user can simply put a disable in ADC_CHSR[15], thus disabling the 16THCH field of ADC_SEQR2.

If all ADC channels (i.e., 16) are used on an application board, there is no restriction of usage of the user sequence. But as soon as some ADC channels are not enabled for conversion but rather used as pure digital inputs, the respective indexes of these channels cannot be used in the user sequence fields (ADC_SEQR1, ADC_SEQR2 fields). For example, if channel 4 is disabled (ADC_CSR[4] = 0), ADC_SEQR1, ADC_SEQR2 register fields USCH1 up to USCH16 must not contain the value 4. Thus the length of the user sequence may be limited by this behavior.

As an example, if only four channels over 16 (CH0 up to CH3) are selected for ADC conversions, the user sequence length cannot exceed four channels. Each trigger event may launch up to four successive conversions of any combination of channels 0 up to 3 but no more (i.e., in this case the sequence CH0, CH0, CH1, CH1 is impossible).

A sequence that repeats several times the same channel requires more enabled channels than channels actually used for conversion. For example, a sequence like CH0, CH0, CH1, CH1 requires four enabled channels (four free channels on application boards) whereas only CH0, CH1 are really converted.

Note: The reference voltage pins always remain connected in normal mode as in sleep mode.

42.6.7 Comparison Window

The ADC Controller features automatic comparison functions. It compares converted values to a low threshold or a high threshold or both, according to the CMPMODE function chosen in the Extended Mode Register (ADC_EMR). The comparison can be done on all channels or only on the channel specified in CMPSEL field of ADC_EMR. To compare all channels the CMP ALL parameter of ADC EMR should be set.

The flag can be read on the COMPE bit of the Interrupt Status Register (ADC ISR) and can trigger an interrupt.

The High Threshold and the Low Threshold can be read/write in the Comparison Window Register (ADC CWR).

If the comparison window is to be used with LOWRES bit set in the ADC_MR, the thresholds do not need to be adjusted as adjustment will be done internally. Whether or not the LOWRES bit is set, thresholds must always be configured in consideration of the maximum ADC resolution.

42.6.8 Differential Inputs

The ADC can be used either as a single ended ADC (DIFF bit equal to 0) or as a fully differential ADC (DIFF bit = 1) as shown in Figure 42-7. By default, after a reset, the ADC is in single ended mode.

If ANACH is set in ADC_MR the ADC can apply a different mode on each channel. Otherwise the parameters of CH0 are applied to all channels.

The same inputs are used in single ended or differential mode.

In single ended mode, inputs are managed by a 16:1 channels analog multiplexer. In the fully differential mode, inputs are managed by an 8:1 channels analog multiplexer. See Table 42-4 and Table 42-5.



Table 42-4. Input Pins and Channel Number in Single Ended Mode

Input Pins	Channel Number
AD0	CH0
AD1	CH1
AD2	CH2
AD3	CH3
AD4	CH4
AD5	CH5
AD6	CH6
AD7	CH7
AD8	CH8
AD9	CH9
AD10	CH10
AD11	CH11
AD12	CH12
AD13	CH13
AD14	CH14
AD15	CH15

Table 42-5. Input Pins and Channel Number In Differential Mode

Input Pins	Channel Number
AD0-AD1	CH0
AD2–AD3	CH2
AD4–AD5	CH4
AD6-AD7	CH6
AD8-AD9	CH8
AD10-AD11	CH10
AD12–AD13	CH12
AD14-AD15	CH14

42.6.9 Input Gain and Offset

The ADC has a built in Programmable Gain Amplifier (PGA) and Programmable Offset.

The Programmable Gain Amplifier can be set to gains of 1/2, 1, 2 and 4. The Programmable Gain Amplifier can be used either for single ended applications or for fully differential applications.

If ANACH is set in ADC_MR the ADC can apply different gain and offset on each channel. Otherwise the parameters of CH0 are applied to all channels.



The gain is configurable through the GAIN bit of the Channel Gain Register (ADC_CGR) as shown in Table 42-6.

Table 42-6. Gain of the Sample and Hold Unit: GAIN Bits and DIFF Bit.

GAIN[0:1]	GAIN (DIFF = 0)	GAIN (DIFF = 1)
00	1	0.5
01	1	1
10	2	2
11	4	2


To allow full range, analog offset of the ADC can be configured by the OFFSET bit of the Channel Offset Register (ADC_COR). The Offset is only available in Single Ended Mode.

Table 42-7. Offset of the Sample and Hold Unit: OFFSET DIFF and Gain (G)

OFFSET Bit	OFFSET (DIFF = 0)	OFFSET (DIFF = 1)	
0	0	0	
1	(G-1)Vrefin/2	U	



Figure 42-7. Analog Full Scale Ranges in Single Ended/Differential Applications Versus Gain and Offset



42.6.10 ADC Timings

Each ADC has its own minimal Startup Time that is programmed through the field STARTUP in the Mode Register (ADC_MR).

A minimal Tracking Time is necessary for the ADC to guarantee the best converted final value between two channel selections. This time has to be programmed through the TRACKTIM field in the ADC_MR.

When the gain, offset or differential input parameters of the analog cell change between two channels, the analog cell may need a specific settling time before starting the tracking phase. In that case, the controller automatically waits during the settling time defined in the ADC_MR. Obviously, if the ANACH option is not set, this time is unused.

Warning: No input buffer amplifier to isolate the source is included in the ADC. This must be taken into consideration to program a precise value in the TRACKTIM field. See the product "ADC Characteristics" section.

42.6.11 Automatic Calibration

The ADC features an automatic calibration (AUTOCALIB) mode for gain errors (calibration).

The automatic calibration sequence can be started at any time writing to '1' the AUTOCAL bit of the ADC Control Register. The automatic calibration sequence requires a software reset command (SWRST in the ADC_CR) prior to write AUTOCAL bit. The end of calibration sequence is given by the EOCAL bit in the interrupt status register (ADC_ISR), and an interrupt is generated if EOCAL interrupt has been enabled (ADC_IER).

The calibration sequence will perform an automatic calibration on all enabled channels. The channels required for conversion do not need to be all enabled during the calibration process if they are programmed with the same gain. Only channels with different gain settings need to be enabled. The gain settings of all enabled channels must be set before starting the AUTOCALIB sequence. If the gain settings (ADC_CGR and ADC_COR) for a given channel are changed, the AUTOCALIB sequence must then be started again.

The calibration data (on one or more enabled channels) is stored in the internal ADC memory.

Then, when a new conversion is started (on one or more enabled channels), the converted value (in ADC_LCDR or ADC_CDRx) is a calibrated value.

Autocalibration is for settings, not for channels. Therefore, if a specific combination of gain has been already calibrated, and a new channel with the same settings is enabled after the initial calibration, there is no need to restart a calibration. If different enabled channels have different gain settings, the corresponding channels must be enabled before starting the calibration.

If a software reset is performed (SWRST bit in ADC_CR) or after power up (or wake-up from Backup mode), the calibration data in the ADC memory is lost.

Changing the ADC running mode (in ADC_CR) does not affect the calibration data.

Changing the ADC reference voltage (ADVREF pin) requires a new calibration sequence.

For calibration time, gain error after calibration, refer to the 12-bit ADC electrical characteristics section of the product.

42.6.12 Buffer Structure

The PDC read channel is triggered each time a new data is stored in ADC_LCDR. The same structure of data is repeatedly stored in ADC_LCDR each time a trigger event occurs. Depending on user mode of operation (ADC_MR, ADC_CHSR, ADC_SEQR1, ADC_SEQR2) the structure differs. Each data read to PDC buffer, carried on a half-word (16-bit), consists of last converted data right aligned and when TAG is set in ADC_EMR, the four most significant bits are carrying the channel number thus allowing an easier post-processing in the PDC buffer or better checking the PDC buffer integrity.

42.6.13 Fault Output

The ADC Controller internal fault output is directly connected to PWM fault input. Fault output may be asserted according to the configuration of ADC_EMR (Extended Mode Register) and ADC_CWR (Compare Window Register) and converted values. When the Compare occurs, the ADC fault output generates a pulse of one Master Clock Cycle to the PWM fault input. This fault line can be enabled or disabled within PWM. Should it be activated and asserted by the ADC Controller, the PWM outputs are immediately placed in a safe state (pure combinational



path). Note that the ADC fault output connected to the PWM is not the COMPE bit. Thus the Fault Mode (FMOD) within the PWM configuration must be FMOD = 1.

42.6.14 Register Write Protection

To prevent any single software error from corrupting ADC behavior, certain registers in the address space can be write-protected by setting the WPEN bit in the "ADC Write Protection Mode Register" (ADC_WPMR).

If a write access to the protected registers is detected, the WPVS flag in the "ADC Write Protection Status Register" (ADC_WPSR) is set and the field WPVSRC indicates the register in which the write access has been attempted.

The WPVS flag is automatically reset by reading the ADC_WPSR.

The following registers can be write-protected:

- ADC Mode Register
- ADC Channel Sequence 1 Register
- ADC Channel Sequence 2 Register
- ADC Channel Enable Register
- ADC Channel Disable Register
- ADC Extended Mode Register
- ADC Compare Window Register
- ADC Channel Gain Register
- ADC Channel Offset Register
- ADC Analog Control Register

42.7 Analog-to-Digital Converter (ADC) User Interface

Table 42-8. Register Mapping

Offset	Register	Name	Access	Reset
0x00	Control Register	ADC_CR	Write-only	_
0x04	Mode Register	ADC_MR	Read/Write	0x00000000
0x08	Channel Sequence Register 1	ADC_SEQR1	Read/Write	0x00000000
0x0C	Channel Sequence Register 2	ADC_SEQR2	Read/Write	0x00000000
0x10	Channel Enable Register	ADC_CHER	Write-only	-
0x14	Channel Disable Register	ADC_CHDR	Write-only	_
0x18	Channel Status Register	ADC_CHSR	Read-only	0x00000000
0x1C	Reserved	-	_	_
0x20	Last Converted Data Register	ADC_LCDR	Read-only	0x00000000
0x24	Interrupt Enable Register	ADC_IER	Write-only	_
0x28	Interrupt Disable Register	ADC_IDR	Write-only	_
0x2C	Interrupt Mask Register	ADC_IMR	Read-only	0x00000000
0x30	Interrupt Status Register	ADC_ISR	Read-only	0x00000000
0x3C	Overrun Status Register	ADC_OVER	Read-only	0x00000000
0x40	Extended Mode Register	ADC_EMR	Read/Write	0x00000000
0x44	Compare Window Register	ADC_CWR	Read/Write	0x00000000
0x48	Channel Gain Register	ADC_CGR	Read/Write	0x00000000
0x4C	Channel Offset Register	ADC_COR	Read/Write	0x00000000
0x50	Channel Data Register 0	ADC_CDR0	Read-only	0x00000000
0x54	Channel Data Register 1	ADC_CDR1	Read-only	0x00000000
0x8C	Channel Data Register 15	ADC_CDR15	Read-only	0x00000000
0x90	Reserved	_	_	-
0x94	Analog Control Register	ADC_ACR	Read/Write	0x00000100
0x98-0xAC	Reserved	-	_	_
0xC4-0xE0	Reserved	-	_	_
0xE4	Write Protection Mode Register	ADC_WPMR	Read/Write	0x00000000
0xE8	Write Protection Status Register	ADC_WPSR	Read-only	0x00000000
0xEC-0xF8	Reserved	_	_	_
0xFC	Reserved	_	_	_
0x100-0x124	Reserved for PDC registers	_	_	_

Note: If an offset is not listed in the table it must be considered as "reserved".



42.7.1 ADC Control Register

Name: ADC_CR Address: 0x40038000 Access: Write-only

31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
_	_	_	_	_	_	_	_
7	6	5	4	3	2	1	0
_	-	-	-	AUTOCAL	-	START	SWRST

• SWRST: Software Reset

0: No effect.

1: Resets the ADC simulating a hardware reset.

• START: Start Conversion

0: No effect.

1: Begins analog-to-digital conversion.

• AUTOCAL: Automatic Calibration of ADC

0: No effect.

1: Launches an automatic calibration of the ADC cell on the next sequence.

42.7.2 ADC Mode Register

Name: ADC_MR
Address: 0x40038004
Access: Read/Write

31	30	29	28	27	26	25	24
USEQ	_	TRAN	SFER		TRAC	KTIM	
23	22	21	20	19	18	17	16
ANACH	_	SETT	LING		STAF	RTUP	
15	14	13	12	11	10	9	8
			PRE	SCAL			
7	6	5	4	3	2	1	0
FREERUN	FWUP	SLEEP	_		TRGSEL		TRGEN

This register can only be written if the WPEN bit is cleared in the ADC Write Protection Mode Register.

• TRGEN: Trigger Enable

Value	Name	Description
0	DIS	Hardware triggers are disabled. Starting a conversion is only possible by software.
1	EN	Hardware trigger selected by TRGSEL field is enabled.

• TRGSEL: Trigger Selection

Value	Name	Description
0	ADC_TRIG0	External trigger
1	ADC_TRIG1	TIO Output of the Timer Counter Channel 0
2	ADC_TRIG2	TIO Output of the Timer Counter Channel 1
3	ADC_TRIG3	TIO Output of the Timer Counter Channel 2
4	ADC_TRIG4	PWM Event Line 0
5	ADC_TRIG5	PWM Event Line 1
6	ADC_TRIG6	Reserved
7	_	Reserved

• SLEEP: Sleep Mode

Value	Name	Description
0	NORMAL	Normal Mode: The ADC Core and reference voltage circuitry are kept ON between conversions
1	SLEEP	Sleep Mode: The wake-up time can be modified by programming FWUP bit



• FWUP: Fast Wake Up

Value	Name	Description
0	OFF	If SLEEP is 1 then both ADC Core and reference voltage circuitry are OFF between conversions
1	ON	If SLEEP is 1 then Fast Wake-up Sleep Mode: The Voltage reference is ON between conversions and ADC Core is OFF

• FREERUN: Free Run Mode

Value	Name	Description
0	OFF	Normal Mode
1	ON	Free Run Mode: Never wait for any trigger.

• PRESCAL: Prescaler Rate Selection

ADCClock = MCK / ((PRESCAL+1) \times 2).

• STARTUP: Start Up Time

Value	Name	Description
0	SUT0	0 periods of ADCClock
1	SUT8	8 periods of ADCClock
2	SUT16	16 periods of ADCClock
3	SUT24	24 periods of ADCClock
4	SUT64	64 periods of ADCClock
5	SUT80	80 periods of ADCClock
6	SUT96	96 periods of ADCClock
7	SUT112	112 periods of ADCClock
8	SUT512	512 periods of ADCClock
9	SUT576	576 periods of ADCClock
10	SUT640	640 periods of ADCClock
11	SUT704	704 periods of ADCClock
12	SUT768	768 periods of ADCClock
13	SUT832	832 periods of ADCClock
14	SUT896	896 periods of ADCClock
15	SUT960	960 periods of ADCClock

• SETTLING: Analog Settling Time

Value	Name	Description
0	AST3	3 periods of ADCClock
1	AST5	5 periods of ADCClock
2	AST9	9 periods of ADCClock
3	AST17	17 periods of ADCClock

• ANACH: Analog Change

Value	Name	Description
0	NONE	No analog change on channel switching: DIFF0, GAIN0 and OFF0 are used for all channels
1	ALLOWED	Allows different analog settings for each channel. See ADC_CGR and ADC_COR Registers

• TRACKTIM: Tracking Time

Tracking Time = $(TRACKTIM + 1) \times ADCClock$ periods

• TRANSFER: Transfer Period

This field must be programmed with value 2.

• USEQ: Use Sequence Enable

\	Value	Name	Description
	0	NUM_ORDER	Normal Mode: The controller converts channels in a simple numeric order depending only on the channel index.
	1	REG_ORDER	User Sequence Mode: The sequence respects what is defined in ADC_SEQR1 and ADC_SEQR2 registers and can be used to convert several times the same channel.



42.7.3 ADC Channel Sequence 1 Register

Name: ADC_SEQR1
Address: 0x40038008
Access: Read/Write

31	30	29	28	27	26	25	24	
	USCH8				USCH7			
23	22	21	20	19	18	17	16	
	USCH6				USCH5			
15	14	13	12	11	10	9	8	
	USCH4				USCH3			
7	6	5	4	3	2	1	0	
	USCH2				USCH1			

This register can only be written if the WPEN bit is cleared in the "ADC Write Protection Mode Register".

• USCHx: User Sequence Number x

The sequence number x (USCHx) can be programmed by the Channel number CHy where y is the value written in this field. The allowed range is 0 up to 15. So it is only possible to use the sequencer from CH0 to CH15.

This register activates only if ADC_MR(USEQ) field is set to '1'.

Any USCHx field is taken into account only if ADC_CHSR(CHx) register field reads logical '1' else any value written in USCHx does not add the corresponding channel in the conversion sequence.

Configuring the same value in different fields leads to multiple samples of the same channel during the conversion sequence. This can be done consecutively, or not, according to user needs.

42.7.4 ADC Channel Sequence 2 Register

Name: ADC_SEQR2
Address: 0x4003800C
Access: Read/Write

31	30	29	28	27	26	25	24		
	-	_			USC	H15			
23	22	21	20	19	18	17	16		
	USCH14				USCH13				
15	14	13	12	11	10	9	8		
	USC	H12		USCH11					
7	6	5	4	3	2	1	0		
	USC	H10		USCH9					

This register can only be written if the WPEN bit is cleared in the "ADC Write Protection Mode Register".

• USCHx: User Sequence Number x

The sequence number x (USCHx) can be programmed by the Channel number CHy where y is the value written in this field. The allowed range is 0 up to 15. So it is only possible to use the sequencer from CH0 to CH15.

This register activates only if ADC_MR(USEQ) field is set to '1'.

Any USCHx field is taken into account only if ADC_CHSR(CHx) register field reads logical '1' else any value written in USCHx does not add the corresponding channel in the conversion sequence.

Configuring the same value in different fields leads to multiple samples of the same channel during the conversion sequence. This can be done consecutively, or not, according to user needs.



42.7.5 ADC Channel Enable Register

Name: ADC_CHER
Address: 0x40038010
Access: Write-only

31	30	29	28	27	26	25	24
_	_	_	-	_	_	_	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
CH15	CH14	CH13	CH12	CH11	CH10	CH9	CH8
7	6	5	4	3	2	1	0
CH7	CH6	CH5	CH4	CH3	CH2	CH1	CH0

This register can only be written if the WPEN bit is cleared in the "ADC Write Protection Mode Register" .

• CHx: Channel x Enable

0: No effect.

Note: If USEQ = 1 in the ADC_MR, CHx corresponds to the xth channel of the sequence described in ADC_SEQR1 and ADC_SEQR2.

^{1:} Enables the corresponding channel.

42.7.6 ADC Channel Disable Register

Name: ADC_CHDR
Address: 0x40038014
Access: Write-only

31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
CH15	CH14	CH13	CH12	CH11	CH10	CH9	CH8
7	6	5	4	3	2	1	0
CH7	CH6	CH5	CH4	CH3	CH2	CH1	CH0

This register can only be written if the WPEN bit is cleared in the "ADC Write Protection Mode Register".

• CHx: Channel x Disable

0: No effect.

Warning: If the corresponding channel is disabled during a conversion or if it is disabled then reenabled during a conversion, its associated data and its corresponding EOC and OVRE flags in ADC_SR are unpredictable.



^{1:} Disables the corresponding channel.

42.7.7 ADC Channel Status Register

Name: ADC_CHSR
Address: 0x40038018
Access: Read-only

	•						
31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
CH15	CH14	CH13	CH12	CH11	CH10	CH9	CH8
7	6	5	4	3	2	1	0
CH7	CH6	CH5	CH4	CH3	CH2	CH1	CH0

• CHx: Channel x Status

0: The corresponding channel is disabled.

1: The corresponding channel is enabled.

42.7.8 ADC Last Converted Data Register

Name: ADC_LCDR
Address: 0x40038020
Access: Read-only

31	30	29	28	27	26	25	24
_	_	_	_	_	-	_	_
23	22	21	20	19	18	17	16
_	_	_	_	_	-	-	_
15	14	13	12	11	10	9	8
	СН	INB			LD/	ATA	
7	6	5	4	3	2	1	0
			LD,	ATA			

• LDATA: Last Data Converted

The analog-to-digital conversion data is placed into this register at the end of a conversion and remains until a new conversion is completed.

• CHNB: Channel Number

Indicates the last converted channel when the TAG bit is set in the ADC_EMR. If the TAG bit is not set, CHNB = 0.



42.7.9 ADC Interrupt Enable Register

Name: ADC_IER
Address: 0x40038024
Access: Write-only

31	30	29	28	27	26	25	24
_	_	-	RXBUFF	ENDRX	COMPE	GOVRE	DRDY
23	22	21	20	19	18	17	16
EOCAL	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
EOC15	EOC14	EOC13	EOC12	EOC11	EOC10	EOC9	EOC8
7	6	5	4	3	2	1	0
EOC7	EOC6	EOC5	EOC4	EOC3	EOC2	EOC1	EOC0

The following configuration values are valid for all listed bit names of this register:

0: No effect.

1: Enables the corresponding interrupt.

• EOCx: End of Conversion Interrupt Enable x

• EOCAL: End of Calibration Sequence

• DRDY: Data Ready Interrupt Enable

• GOVRE: General Overrun Error Interrupt Enable

• COMPE: Comparison Event Interrupt Enable

• ENDRX: End of Receive Buffer Interrupt Enable

• RXBUFF: Receive Buffer Full Interrupt Enable

42.7.10 ADC Interrupt Disable Register

Name: ADC_IDR
Address: 0x40038028
Access: Write-only

31	30	29	28	27	26	25	24
_	_	_	RXBUFF	ENDRX	COMPE	GOVRE	DRDY
23	22	21	20	19	18	17	16
EOCAL	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
EOC15	EOC14	EOC13	EOC12	EOC11	EOC10	EOC9	EOC8
7	6	5	4	3	2	1	0
EOC7	EOC6	EOC5	EOC4	EOC3	EOC2	EOC1	EOC0

The following configuration values are valid for all listed bit names of this register:

0: No effect.

1: Disables the corresponding interrupt.

• EOCx: End of Conversion Interrupt Disable x

• EOCAL: End of Calibration Sequence

• DRDY: Data Ready Interrupt Disable

• GOVRE: General Overrun Error Interrupt Disable

• COMPE: Comparison Event Interrupt Disable

• ENDRX: End of Receive Buffer Interrupt Disable

• RXBUFF: Receive Buffer Full Interrupt Disable



42.7.11 ADC Interrupt Mask Register

Name: ADC_IMR
Address: 0x4003802C
Access: Read-only

31	30	29	28	27	26	25	24
_	_	-	RXBUFF	ENDRX	COMPE	GOVRE	DRDY
23	22	21	20	19	18	17	16
EOCAL	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
EOC15	EOC14	EOC13	EOC12	EOC11	EOC10	EOC9	EOC8
7	6	5	4	3	2	1	0
EOC7	EOC6	EOC5	EOC4	EOC3	EOC2	EOC1	EOC0

The following configuration values are valid for all listed bit names of this register:

0: The corresponding interrupt is disabled.

1: The corresponding interrupt is enabled.

• EOCx: End of Conversion Interrupt Mask x

• EOCAL: End of Calibration Sequence

• DRDY: Data Ready Interrupt Mask

• GOVRE: General Overrun Error Interrupt Mask

• COMPE: Comparison Event Interrupt Mask

• ENDRX: End of Receive Buffer Interrupt Mask

• RXBUFF: Receive Buffer Full Interrupt Mask

42.7.12 ADC Interrupt Status Register

Name: ADC_ISR
Address: 0x40038030
Access: Read-only

31	30	29	28	27	26	25	24
_	_	-	RXBUFF	ENDRX	COMPE	GOVRE	DRDY
23	22	21	20	19	18	17	16
EOCAL	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
EOC15	EOC14	EOC13	EOC12	EOC11	EOC10	EOC9	EOC8
7	6	5	4	3	2	1	0
EOC7	EOC6	EOC5	EOC4	EOC3	EOC2	EOC1	EOC0

. EOCx: End of Conversion x

0: The corresponding analog channel is disabled, or the conversion is not finished. This flag is cleared when reading the corresponding ADC_CDRx registers.

1: The corresponding analog channel is enabled and conversion is complete.

• EOCAL: End of Calibration Sequence

0: Calibration sequence is ongoing, or no calibration sequence has been requested.

1: Calibration sequence is complete.

DRDY: Data Ready

0: No data has been converted since the last read of ADC_LCDR.

1: At least one data has been converted and is available in ADC LCDR.

GOVRE: General Overrun Error

0: No General Overrun Error occurred since the last read of ADC_ISR.

1: At least one General Overrun Error has occurred since the last read of ADC_ISR.

• COMPE: Comparison Error

0: No Comparison Error since the last read of ADC ISR.

1: At least one Comparison Error (defined in the ADC_EMR and ADC_CWR) has occurred since the last read of ADC_ISR.

ENDRX: End of Receiver Transfer

0: The end of transfer signal from the receive PDC channel is inactive.

1: The end of transfer signal from the receive PDC channel is active.

RXBUFF: Reception Buffer Full

0: The signal Buffer Full from the Receive PDC channel is inactive.

1: The signal Buffer Full from the Receive PDC channel is active.



42.7.13 ADC Overrun Status Register

Name: ADC_OVER 0x4003803C Address: Read-only Access:

4	ACCESS.	ixeau-only						
	31	30	29	28	27	26	25	24
	_	_		_	_	_	_	_
	23	22	21	20	19	18	17	16
	-	_	_	_	_	_	_	_
	15	14	13	12	11	10	9	8
	OVRE15	OVRE14	OVRE13	OVRE12	OVRE11	OVRE10	OVRE9	OVRE8
	7	6	5	4	3	2	1	0
ſ	OVRF7	OVRE6	OVRE5	OVRF4	OVRF3	OVRF2	OVRF1	OVRE0

• OVREx: Overrun Error x

0: No overrun error on the corresponding channel since the last read of ADC_OVER.

^{1:} There has been an overrun error on the corresponding channel since the last read of ADC_OVER.

42.7.14 ADC Extended Mode Register

Name: ADC_EMR
Address: 0x40038040
Access: Read/Write

11000001							
31	30	29	28	27	26	25	24
_	_	_	_	_	-	_	TAG
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
_	_	_	_	_	_	CMPALL	_
7	6	5	4	3	2	1	0
	CMPSEL				_	CMPN	MODE

This register can only be written if the WPEN bit is cleared in the "ADC Write Protection Mode Register".

• CMPMODE: Comparison Mode

Value	Name	Description
0	LOW	Generates an event when the converted data is lower than the low threshold of the window.
1	HIGH	Generates an event when the converted data is higher than the high threshold of the window.
2	IN	Generates an event when the converted data is in the comparison window.
3	OUT	Generates an event when the converted data is out of the comparison window.

• CMPSEL: Comparison Selected Channel

If CMPALL = 0: CMPSEL indicates which channel has to be compared.

If CMPALL = 1: No effect.

• CMPALL: Compare All Channels

0: Only channel indicated in CMPSEL field is compared.

1: All channels are compared.

• TAG: Tag of the ADC_LDCR

0: Sets CHNB to zero in ADC_LDCR.

1: Appends the channel number to the conversion result in ADC_LDCR.



42.7.15 ADC Compare Window Register

Name: ADC_CWR Address: 0x40038044 Access: Read/Write

31	30	29	28	27	26	25	24			
-	_	_	_		HIGHT	HRES				
23	22	21	20	19	18	17	16			
			HIGH	THRES						
15	14	13	12	11	10	9	8			
_	-	_	_		LOWT	HRES				
7	6	5	4	3	2	1	0			
	LOWTHRES									

This register can only be written if the WPEN bit is cleared in the "ADC Write Protection Mode Register".

• LOWTHRES: Low Threshold

Low threshold associated to compare settings of the ADC_EMR.

• HIGHTHRES: High Threshold

High threshold associated to compare settings of the ADC_EMR.

42.7.16 ADC Channel Gain Register

Name: ADC_CGR
Address: 0x40038048
Access: Read/Write

31	30	29	28	27	26	25	24
GAI	N15	GA	N14	GAI	N13	GAIN12	
23	22	21	20	19	18	17	16
GAI	N11	GA	N10	GA	GAIN9 GAIN8		IN8
15	14	13	12	11	10	9	8
15 GA			12 .IN6	11 GA	10 IN5	9 GA	8 IN4
			<u> </u>	11 GA 3		9 GA 1	8 IN4 0

This register can only be written if the WPEN bit is cleared in the "ADC Write Protection Mode Register" .

• GAINx: Gain for Channel x

Gain applied on input of analog-to-digital converter.

GA	INx	Gain applied when DIFFx = 0	Gain applied when DIFFx = 1
0	0	1	0.5
0	1	1	1
1	0	2	2
1	1	4	2

The DIFFx mentioned in this table is described in "ADC Channel Offset Register" .



42.7.17 ADC Channel Offset Register

Name: ADC_COR
Address: 0x4003804C
Access: Read/Write

31	30	29	28	27	26	25	24
DIFF15	DIFF14	DIFF13	DIFF12	DIFF11	DIFF10	DIFF9	DIFF8
23	22	21	20	19	18	17	16
DIFF7	DIFF6	DIFF5	DIFF4	DIFF3	DIFF2	DIFF1	DIFF0
15	14	13	12	11	10	9	8
OFF15	OFF14	OFF13	OFF12	OFF11	OFF10	OFF9	OFF8
7	6	5	4	3	2	1	0
OFF7	OFF6	OFF5	OFF4	OFF3	OFF2	OFF1	OFF0

This register can only be written if the WPEN bit is cleared in the "ADC Write Protection Mode Register".

• OFFx: Offset for channel x

0: No offset.

1: Centers the analog signal on Vrefin/2 before the gain scaling. The offset applied is: (G-1)Vrefin/2 where G is the gain applied (see the description of "ADC Channel Gain Register").

• DIFFx: Differential inputs for channel x

0: Single-ended mode.

1: Fully differential mode.

42.7.18 ADC Channel Data Register

Name: ADC_CDRx [x=0..15]

Address: 0x40038050
Access: Read/Write

31	30	29	28	27	26	25	24
_	_	_	_	_	_	-	_
23	22	21	20	19	18	17	16
_	_	_	-	_	_	-	_
15	14	13	12	11	10	9	8
_	_	_	-		DA	ιΤΑ	
7	6	5	4	3	2	1	0
			DA	TΑ			

• DATA: Converted Data

The analog-to-digital conversion data is placed into this register at the end of a conversion and remains until a new conversion is completed. ADC_CDRx is only loaded if the corresponding analog channel is enabled.



42.7.19 ADC Analog Control Register

Name: ADC_ACR 0x40038094 Address: Access: Read/Write

31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
_	_	_	_	_	_	IBO	CTL
7	6	5	4	3	2	1	0
_	_	_	TSON	_	_	_	_

This register can only be written if the WPEN bit is cleared in the "ADC Write Protection Mode Register".

• TSON: Temperature Sensor On

0: Temperature sensor is off.

1: Temperature sensor is on.

• IBCTL: ADC Bias Current Control

Allows to adapt performance versus power consumption (see the product electrical characteristics for further details).

42.7.20 ADC Write Protection Mode Register

Name: ADC_WPMR
Address: 0x400380E4
Access: Read/Write

Access.	rtead/vviite						
31	30	29	28	27	26	25	24
			WP	KEY			
23	22	21	20	19	18	17	16
			WP	KEY			
15	14	13	12	11	10	9	8
			WP	KEY			
7	6	5	4	3	2	1	0
_	_	_	_	_	_	_	WPEN

• WPEN: Write Protection Enable

0: Disables the write protection if WPKEY value corresponds to 0x414443 ("ADC" in ASCII).

1: Enables the write protection if WPKEY value corresponds to 0x414443 ("ADC" in ASCII).

See Section 42.6.14 "Register Write Protection" for list of write-protected registers.

• WPKEY: Write Protection Key

Value	Name	Description
0x414443	PASSWD	Writing any other value in this field aborts the write operation of the WPEN bit.
0341443	FAGSWD	Always reads as 0



42.7.21 ADC Write Protection Status Register

Name: ADC_WPSR
Address: 0x400380E8
Access: Read-only

Access.	read-only						
31	30	29	28	27	26	25	24
_	-	-	-	-	-	-	-
23	22	21	20	19	18	17	16
			WPV	'SRC			
15	14	13	12	11	10	9	8
			WPV	'SRC			
7	6	5	4	3	2	1	0
_	_	_	_	_	_	_	WPVS

• WPVS: Write Protection Violation Status

0: No write protection violation has occurred since the last read of the ADC_WPSR.

• WPVSRC: Write Protection Violation Source

When WPVS = 1, WPVSRC indicates the register address offset at which a write access has been attempted.

^{1:} A write protection violation has occurred since the last read of the ADC_WPSR. If this violation is an unauthorized attempt to write a protected register, the associated violation is reported into field WPVSRC.

43. Digital-to-Analog Converter Controller (DACC)

43.1 Description

The Digital-to-Analog Converter Controller (DACC) provides up to 2 analog outputs, making it possible for the digital-to-analog conversion to drive up to 2 independent analog lines.

The DACC supports 12-bit resolution. Data to be converted are sent in a common register for all channels. External triggers or free-running mode are configurable.

The DACC integrates a sleep mode and connects with a PDC channel. These features reduce both power consumption and processor intervention.

The user can configure DACC timings, such as startup time and refresh period.


43.2 Embedded Characteristics

- Up to Two Independent Analog Outputs
- 12-bit Resolution
- Individual Enable and Disable of Each Analog Channel
- Hardware Trigger
 - External Trigger Pins
- PDC Support
- Possibility of DACC Timings and Current Configuration
- Sleep Mode
 - Automatic Wake-up on Trigger and Back-to-Sleep Mode after Conversions of all Enabled Channels
- Internal FIFO
- Register Write Protection



43.3 Block Diagram

Figure 43-1. Digital-to-Analog Converter Controller Block Diagram



43.4 Signal Description

Table 43-1. DACC Pin Description

Pin Name	Description
DAC0 - DAC1	Analog output channels
DATRG	External triggers

43.5 Product Dependencies

43.5.1 Power Management

The user must first enable the DAC Controller Clock in the Power Management Controller (PMC) before using the DACC.

The DACC becomes active as soon as a conversion is requested and at least one channel is enabled. The DACC is automatically deactivated when no channels are enabled.

For power-saving options, see Section 43.6.6 "Sleep Mode".

43.5.2 Interrupt Sources

The DACC interrupt line is connected to one of the internal sources of the interrupt controller. Using the DACC interrupt requires the interrupt controller to be programmed first.

Table 43-2. Peripheral IDs

Instance	ID
DACC	30

43.5.3 Conversion Performances

For performance and electrical characteristics of the DACC, see the DC Characteristics section of the datasheet.



43.6 Functional Description

43.6.1 Digital-to-Analog Conversion

The DACC uses the master clock (MCK) divided by two to perform conversions. This clock is named DACC clock. Once a conversion starts, the DACC takes 25 clock periods to provide the analog result on the selected analog output.

43.6.2 Conversion Results

When a conversion is completed, the resulting analog value is available at the selected DACC channel output and the EOC bit in the DACC Interrupt Status Register (DACC_ISR) is set.

Reading DACC_ISR clears the EOC bit.

43.6.3 Conversion Triggers

In free-running mode, conversion starts as soon as at least one channel is enabled and data is written in the DACC Conversion Data Register (DACC_CDR). 25 DACC clock periods later, the converted data is available at the corresponding analog output as stated above.

In external trigger mode, the conversion waits for a rising edge on the selected trigger to begin.

Warning: Disabling the external trigger mode automatically sets the DACC in free-running mode.

43.6.4 Conversion FIFO

A four half-word FIFO is used to handle the data to be converted.

If the TXRDY flag in the DACC Interrupt Status Register (DACC_ISR) is active, the DAC controller is ready to accept conversion requests by writing data into the DACC Conversion Data Register (DACC_CDR). Data which cannot be converted immediately is stored in the DACC FIFO.

When the FIFO is full or when the DACC is not ready to accept conversion requests, the TXRDY flag is inactive.

The WORD field of the DACC Mode Register (DACC_MR) allows the user to switch between half-word and word transfers in order to write into the FIFO.

In half-word transfer mode, only the 16 LSBs of DACC_CDR data are taken into account. DACC_CDR[15:0] bits are stored in the FIFO. DACC_CDR[11:0] bits are used as data. The DACC_CDR[15:12] bits are used for channel selection if the TAG field is set in DACC_MR register.

In word transfer mode, each time DACC_CDR is written, two data items are stored in the FIFO. The first data item sampled for conversion is DACC_CDR[15:0] and the second is DACC_CDR[31:16].

Bits DACC_CDR[15:12] and DACC_CDR[31:28] are used for channel selection if the TAG field is set in DACC_MR.

Warning: Writing in DACC_CDR while TXRDY flag is inactive will corrupt FIFO data.

43.6.5 Channel Selection

There are two ways to select the channel to perform data conversion.

- By default, the USER_SEL field of the DACC Mode Register (DACC_MR) is used. Data requests are converted to the channel selected with the USER_SEL field.
- Alternatively, the tag mode can be used by setting the TAG field of the DACC Mode Register (DACC_MR) to
 1. In this mode, the two bits, DACC_CDR[13:12], which are otherwise unused, are employed to select the
 channel in the same way as with the USER_SEL field. Finally, if the WORD field is set, the two bits,
 DACC_CDR[13:12] are used for channel selection of the first data and the two bits, DACC_CDR[29:28] for
 channel selection of the second data.



43.6.6 Sleep Mode

The DACC sleep mode maximizes power saving by automatically deactivating the DACC when it is not being used for conversions.

When a start conversion request occurs, the DACC is automatically activated. As the analog cell requires a startup time, the logic waits during this time and starts the conversion on the selected channel. When all conversion requests are complete, the DACC is deactivated until the next request for conversion.

A fast wake-up mode is available in the DACC Mode Register (DACC_MR) as a compromise between power saving strategy and responsiveness. Setting the FASTW bit to 1 enables the fast wake-up mode. In fast wake-up mode, the DACC is not fully deactivated as long as no conversion is requested, thereby providing less power saving but faster wake-up (4 times faster).

43.6.7 DACC Timings

The DACC start-up time must be defined by the user in the STARTUP field of the DACC Mode Register (DACC_MR).

The start-up time differs depending on the use of the fast wake-up mode with sleep mode. In this case, the user must set the STARTUP time corresponding to the fast wake-up and not the standard start-up time.

A maximum speed mode is available bysetting the MAXS bit to 1 in the DACC_MR register. In this mode, the DAC Controller no longer waits to sample the end-of-cycle signal coming from the DACC block to start the next conversion. An internal counter is used instead, thus gaining two DACC clock periods between each consecutive conversion.

Warning: If the maximum speed mode is used, the EOC interrupt of DACC_IER should not be used as it is two DACC Clock periods late.

The accuracy of the analog voltage resulting from the data conversion process cannot be guaranteed due to leakage. To ensure accuracy, the channel must be refreshed on a regular basis. A value is correctly refreshed if the correct sampling period is selected (see DACC electrical characteristics) and the software or PDC is able to sustain writing to DACC_CDR at the rate imposed by the trigger period.


Note that the DACC is able to automatically refresh the converted value without CPU intervention.

When REFRESH field in the DACC_MR is written to 1, the automatic refresh period is enabled for the analog channels.

Warning: A REFRESH field set to 0 will disable the automatic refresh function of the DACC channels.







43.6.8 Register Write Protection

To prevent any single software error from corrupting <*IP_acronym*> behavior, certain registers in the address space can be write-protected by setting the WPEN bit in the DACC Write Protection Mode Register (DACC WPMR).

If a write access to a write-protected register is detected, the WPVS flag in the DACC Write Protection Status Register (DACC_WPSR) is set and the field WPVSRC indicates the register in which the write access has been attempted.

The WPVS bit is automatically cleared after reading the DACC_WPSR.

The following registers can be write-protected:

- DACC Mode Register
- DACC Channel Enable Register
- DACC Channel Disable Register
- DACC Analog Current Register

43.7 Digital-to-Analog Converter (DACC) User Interface

Table 43-3. Register Mapping

Offset	Register	Name	Access	Reset
0x00	Control Register	DACC_CR	Write-only	_
0x04	Mode Register	DACC_MR	Read/Write	0x00000000
0x08	Reserved	_	_	_
0x0C	Reserved	_	_	_
0x10	Channel Enable Register	DACC_CHER	Write-only	_
0x14	Channel Disable Register	DACC_CHDR	Write-only	_
0x18	Channel Status Register	DACC_CHSR	Read-only	0x00000000
0x1C	Reserved	_	_	_
0x20	Conversion Data Register	DACC_CDR	Write-only	0x00000000
0x24	Interrupt Enable Register	DACC_IER	Write-only	_
0x28	Interrupt Disable Register	DACC_IDR	Write-only	_
0x2C	Interrupt Mask Register	DACC_IMR	Read-only	0x00000000
0x30	Interrupt Status Register	DACC_ISR	Read-only	0x00000000
0x94	Analog Current Register	DACC_ACR	Read/Write	0x00000000
0xE4	Write Protection Mode Register	DACC_WPMR	Read/Write	0x00000000
0xE8	Write Protection Status Register	DACC_WPSR	Read-only	0x00000000
0xEC - 0xFC	Reserved	-	_	_



43.7.1 DACC Control Register

DACC_CR Name: Address: 0x4003C000 Access: Write-only

	=						
31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
_	_	_	_	_	_	_	_
7	6	5	4	3	2	1	0
-	_	_	-	-	-	-	SWRST

• SWRST: Software Reset

0: No effect.

^{1:} Resets the DACC, simulating a hardware reset.

43.7.2 DACC Mode Register

Name: DACC_MR
Address: 0x4003C004
Access: Read/Write

31	30	29	28	27	26	25	24
_	_			STAF	RTUP		
23	22	21	20	19	18	17	16
_	-	MAXS	TAG	-	_	USEF	R_SEL
15	14	13	12	11	10	9	8
	REFRESH						
7	6	5	4	3	2	1	0
_	FASTWKUP	SLEEP	WORD		TRGSEL		TRGEN

This register can only be written if the WPEN bit is cleared in DACC Write Protection Mode Register.

• TRGEN: Trigger Enable

Value	Name	Description
0	DIS	External trigger mode disabled. DACC in free-running mode.
1	EN	External trigger mode enabled.

• TRGSEL: Trigger Selection

Value	Name	Description
0	TRGSEL0	External trigger
1	TRGSEL1	TIO Output of the Timer Counter Channel 0
2	TRGSEL2	TIO Output of the Timer Counter Channel 1
3	TRGSEL3	TIO Output of the Timer Counter Channel 2
4	TRGSEL4	PWM Event Line 0
5	TRGSEL5	PWM Event Line 1
6	TRGSEL6	Reserved

• WORD: Word Transfer

Value	Name	Description
0	HALF	Half-word transfer
1	WORD	Word transfer



• SLEEP: Sleep Mode

Value	Name	Description
0	DISABLED	Normal mode: the DAC core and reference voltage circuitry are kept ON between conversions.
1	ENABLED	Sleep mode: the DAC core and/or reference voltage circuitry are OFF between conversions.

After reset, the DAC is in normal mode. The voltage reference and the DAC core are off. For the first conversion, a start-up time must be defined in the STARTUP field. Note that in this mode, start-up time is only required once, at startup.

• FASTWKUP: Fast Wake-up Mode

Value	Name	Description
0	STAMODE	Normal sleep mode: the sleep mode is defined by the SLEEP bit. Voltage reference is OFF between conversions.
1	FASTWAKEUP	Fast wake-up after sleep mode: voltage reference is kept ON between conversions; DAC core is OFF

• REFRESH: Automatic Refresh Period

0: Disables the automatic refresh of the analog channels.

1: Enables the automatic refresh of the analog channels with a refresh period of 1024/MCK.

Other values are forbidden.

• USER_SEL: User Channel Selection

Value	Name	Description
0	CHANNEL0	Channel 0
1	CHANNEL1	Channel 1

• TAG: Tag Selection Mode

Value	Name	Description
0	DIS	Tag selection mode disabled. Using USER_SEL to select the channel for the conversion.
1	EN	Tag selection mode enabled

MAXS: Max Speed Mode

Value	Name	Description
0	NORMAL	Normal mode
1	MAXIMUM	Maximum speed mode enabled

STARTUP: Startup Time Selection

Value	Name	Description
0	0	0 periods of DACClock
1	8	8 periods of DACClock
2	16	16 periods of DACClock



Value	Name	Description
3	24	24 periods of DACClock
4	64	64 periods of DACClock
5	80	80 periods of DACClock
6	96	96 periods of DACClock
7	112	112 periods of DACClock
8	512	512 periods of DACClock
9	576	576 periods of DACClock
10	640	640 periods of DACClock
11	704	704 periods of DACClock
12	768	768 periods of DACClock
13	832	832 periods of DACClock
14	896	896 periods of DACClock
15	960	960 periods of DACClock
16	1024	1024 periods of DACClock
17	1088	1088 periods of DACClock
18	1152	1152 periods of DACClock
19	1216	1216 periods of DACClock
20	1280	1280 periods of DACClock
21	1344	1344 periods of DACClock
22	1408	1408 periods of DACClock
23	1472	1472 periods of DACClock
24	1536	1536 periods of DACClock
25	1600	1600 periods of DACClock
26	1664	1664 periods of DACClock
27	1728	1728 periods of DACClock
28	1792	1792 periods of DACClock
29	1856	1856 periods of DACClock
30	1920	1920 periods of DACClock
31	1984	1984 periods of DACClock
32	2048	2048 periods of DACClock
33	2112	2112 periods of DACClock
34	2176	2176 periods of DACClock
35	2240	2240 periods of DACClock
36	2304	2304 periods of DACClock
37	2368	2368 periods of DACClock
38	2432	2432 periods of DACClock
39	2496	2496 periods of DACClock
40	2560	2560 periods of DACClock



Value	Name	Description
41	2624	2624 periods of DACClock
42	2688	2688 periods of DACClock
43	2752	2752 periods of DACClock
44	2816	2816 periods of DACClock
45	2880	2880 periods of DACClock
46	2944	2944 periods of DACClock
47	3008	3008 periods of DACClock
48	3072	3072 periods of DACClock
49	3136	3136 periods of DACClock
50	3200	3200 periods of DACClock
51	3264	3264 periods of DACClock
52	3328	3328 periods of DACClock
53	3392	3392 periods of DACClock
54	3456	3456 periods of DACClock
55	3520	3520 periods of DACClock
56	3584	3584 periods of DACClock
57	3648	3648 periods of DACClock
58	3712	3712 periods of DACClock
59	3776	3776 periods of DACClock
60	3840	3840 periods of DACClock
61	3904	3904 periods of DACClock
62	3968	3968 periods of DACClock
63	4032	4032 periods of DACClock

Note: Refer to the DAC electrical characteristics section in the datasheet for start-up time value.

43.7.3 DACC Channel Enable Register

Name: DACC_CHER
Address: 0x4003C010
Access: Write-only

A00033.	Willo Offiny						
31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
_	_	_	_	_	_	_	_
7	6	5	4	3	2	1	0
_	_	_	_	_	_	CH1	CH0

This register can only be written if the WPEN bit is cleared in DACC Write Protection Mode Register.

• CHx: Channel x Enable

0: No effect.

1: Enables the corresponding channel.



43.7.4 DACC Channel Disable Register

Name: DACC_CHDR Address: 0x4003C014 Write-only Access:

Access.	vviite-only						
31	30	29	28	27	26	25	24
_	-	-	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
_	_	_	_	_	_	_	_
7	6	5	4	3	2	1	0
_	-	-	-	_	-	CH1	CH0
-	14	-	-	19 - 11 - 3 -	-	9 - 1	- 8 -

This register can only be written if the WPEN bit is cleared in DACC Write Protection Mode Register.

• CHx: Channel x Disable

0: No effect.

Warning: If the corresponding channel is disabled during a conversion, or disabled then re-enabled during a conversion, the associated analog value and the corresponding EOC flags in DACC_ISR are unpredictable.

^{1:} Disables the corresponding channel.

43.7.5 DACC Channel Status Register

Name: DACC_CHSR
Address: 0x4003C018
Access: Read-only

31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	-
23	22	21	20	19	18	17	16
_	_	_	_	-	-	-	_
15	14	13	12	11	10	9	8
_	_	_	_	-	-	-	_
7	6	5	4	3	2	1	0
_	_	_	_	_	_	CH1	CH0

• CHx: Channel x Status

0: Corresponding channel is disabled.

1: Corresponding channel is enabled.



43.7.6 DACC Conversion Data Register

Name: DACC_CDR Address: 0x4003C020 Access: Write-only

31	30	29	28	27	26	25	24		
DATA									
23	22	21	20	19	18	17	16		
DATA									
15	14	13	12	11	10	9	8		
	DATA								
7	6	5	4	3	2	1	0		
	DATA								

• DATA: Data to Convert

When the WORD bit in DACC_MR is cleared, only DATA[15:0] is used; else DATA[31:0] is used to write two data to be converted.

43.7.7 DACC Interrupt Enable Register

Name: DACC_IER
Address: 0x4003C024
Access: Write-only

31	30	29	28	27	26	25	24
_	_	-	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
_	_	_	_	_	_	_	_
7	6	5	4	3	2	1	0
_	_	_		TYRLIFF	ENDTY	FOC	TYRDY

The following configuration values are valid for all listed bit names of this register:

0: No effect

1: Enables the corresponding interrupt

• TXRDY: Transmit Ready Interrupt Enable

• EOC: End of Conversion Interrupt Enable

• ENDTX: End of Transmit Buffer Interrupt Enable

• TXBUFE: Transmit Buffer Empty Interrupt Enable



43.7.8 DACC Interrupt Disable Register

Name: DACC_IDR Address: 0x4003C028 Access: Write-only

31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	_	-		-	-	_
15	14	13	12	11	10	9	8
_	_	_	-		-	-	_
7	6	5	4	3	2	1	0
_	_	_	_	TXBUFE	ENDTX	EOC	TXRDY

The following configuration values are valid for all listed bit names of this register:

0: No effect

1: Disables the corresponding interrupt

• TXRDY: Transmit Ready Interrupt Disable.

• EOC: End of Conversion Interrupt Disable

• ENDTX: End of Transmit Buffer Interrupt Disable

• TXBUFE: Transmit Buffer Empty Interrupt Disable

43.7.9 DACC Interrupt Mask Register

Name: DACC_IMR
Address: 0x4003C02C
Access: Read-only

31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	-	-	_	_	-	_
15	14	13	12	11	10	9	8
_	_	-	-	_	_	-	_
7	6	5	4	3	2	1	0
_	_	_	_	TXBUFE	ENDTX	EOC	TXRDY

The following configuration values are valid for all listed bit names of this register:

0: Corresponding interrupt is not enabled.

1: Corresponding interrupt is enabled.

• TXRDY: Transmit Ready Interrupt Mask

• EOC: End of Conversion Interrupt Mask

• ENDTX: End of Transmit Buffer Interrupt Mask

• TXBUFE: Transmit Buffer Empty Interrupt Mask



43.7.10 DACC Interrupt Status Register

DACC_ISR Name: Address: 0x4003C030 Read-only Access:

31	30	29	00				
			28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
_	_	_	_	_	_	_	_
7	6	5	4	3	2	1	0
-	-	_	_	TXBUFE	ENDTX	EOC	TXRDY

• TXRDY: Transmit Ready Interrupt Flag

0: DACC is not ready to accept new conversion requests.

1: DACC is ready to accept new conversion requests.

• EOC: End of Conversion Interrupt Flag

0: No conversion has been performed since the last DACC_ISR read.

1: at least one conversion has been performed since the last DACC ISR read.

• ENDTX: End of DMA Interrupt Flag

0: The Transmit Counter register has not reached 0 since the last write in DACC_TCR or DACC_TNCR.

1: The Transmit Counter register has reached 0 since the last write in DACC _TCR or DACC_TNCR

• TXBUFE: Transmit Buffer Empty

0: The Transmit Counter register has not reached 0 since the last write in DACC TCR or DACC TNCR.

1: The Transmit Counter register has reached 0 since the last write in DACC _TCR or DACC_TNCR.

43.7.11 DACC Analog Current Register

Name: DACC_ACR
Address: 0x4003C094
Access: Read/Write

31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
_	_	_	_	_	_	IBCTLD/	ACCORE
7	6	5	4	3	2	1	0
_	_	_	_	IBCT	LCH1	IBCT	LCH0

This register can only be written if the WPEN bit is cleared in DACC Write Protection Mode Register.

• IBCTLCHx: Analog Output Current Control

Used to modify the slew rate of the analog output. (See the Electrical Characteristics section for further details.)

• IBCTLDACCORE: Bias Current Control for DAC Core

Used to modify performance versus power consumption. (See the Electrical Characteristics section for further details.)



43.7.12 DACC Write Protection Mode Register

Name: DACC_WPMR Address: 0x4003C0E4 Access: Read/Write See Table 43-3 Reset:

31	30	29	28	27	26	25	24
			WP	KEY			
23	22	21	20	19	18	17	16
			WP	KEY			
15	14	13	12	11	10	9	8
			WP	KEY			
·						· · · · · · · · · · · · · · · · · · ·	·
7	6	5	4	3	2	1	0

• WPEN: Write Protection Enable

0: Disables the write protection if WPKEY corresponds to 0x444143 ("DAC" in ASCII).

See Section 43.6.8 "Register Write Protection" for the list of registers that can be write-protected.

WPKEY: Write Protection KEY

Value	Name	Description
0x444143	PASSWD	Writing any other value in this field aborts the write operation of the WPEN bit.
0,444143	FASSVID	Always reads as 0.

^{1:} Enables the write protection if WPKEY corresponds to 0x444143 ("DAC" in ASCII).

43.7.13 DACC Write Protection Status Register

Name: DACC_WPSR
Address: 0x4003C0E8
Access: Read-only

Reset: See Table 43-3

31	30	29	28	27	26	25	24
_	_	_	_	_	_	-	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	-	_
15	14	13	12	11	10	9	8
			WPV	'SRC			
7	6	5	4	3	2	1	0
_	-	-	-	1	-	1	WPVS

• WPVS: Write Protection Violation Status

0: No write protection violation has occurred since the last read of the DACC_WPSR.

• WPVSRC: Write Protection Violation Source

When WPVS = 1, WPVSRC indicates the register address offset at which a write access has been attempted.



^{1:} A write protection violation has occurred since the last read of the DACC_WPSR. If this violation is an unauthorized attempt to write a protected register, the associated violation is reported into field WPVSRC.

44. Electrical Characteristics

44.1 Absolute Maximum Ratings

Table 44-1. Absolute Maximum Ratings*

Storage Temperature60°C to + 150°C
Solder Temperature
Voltage on Input Pins with Respect to Ground0.3V to + VDDIO+0.4V
Maximum Operating Voltage (VDDCORE)
Maximum Operating Voltage (VDDIO)
Total DC Output Current on all I/O lines 100-lead LQFP 150 mA 100-ball TFBGA 150 mA 100-ball VFBGA 150 mA 64-lead LQFP 100 mA 64-lead QFN 100 mA 64-lead WLCSP 100 mA

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

44.2 Recommended Opeating Conditions

Table 44-2. Recommended Operating Conditions

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
T _A	Ambient Temperature Range		-40	-	+105	°C
VDDCORE	DC Supply Core		1.08	1.20	1.32	V
VDDIO	DC Supply I/Os		1.62	3.3	3.6	V
V _{VDDPLL}	PLL A, PLLB and Main Oscillator Supply		1.08	_	1.32	٧
	Supply Ripple Voltage (on VDDIO)	Rms value, 10 kHz to 10 MHz	_	_	30	mV
	Supply Ripple Voltage (on VDDPLL)	Rms value, 10 kHz to 10 MHz			20	mV
	Supply Ripple Voltage (OII VDDFLL)	Rms value > 10 MHz	_	_	10	IIIV
	Supply Ripple Voltage (on VDDIN)	Rms value, 10 kHz to 20 MHz	_	_	20	mV
f	Master Clock Frequency	VDDCORE @ 1.20V			120	NAL 1-
f _{MCK}	iviasiei Clock Frequency	VDDCORE @ 1.08V	_	_	100	MHz

*NOTICE:

44.3 DC Characteristics

The following characteristics are applicable to the operating temperature range: T= -40°C to 105°C, unless otherwise specified.

Table 44-3. DC Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Units
V _{DDCORE}	DC Supply Core		1.08	1.2	1.32	V
V_{VDDIO}	DC Supply I/Os	(2) (3)	1.62	3.3	3.6	V
V_{VDDPLL}	PLL A, PLLB and Main Oscillator Supply		1.08	_	1.32	V
V _{IL}	Input Low-level Voltage	PA0-PA31, PB0-PB14, PC0-PC31 NRST	-0.3 —		[0.8V:0.3 x V _{VDDIO]}	V
V _{IH}	Input High-level Voltage	PA0-PA31, PB0-PB14, PC0-PC31 NRST	MIN[2.0V:0.7 x V _{VDDIO}]	_	V _{VDDIO} +0.3V	V
		PA0-PA31, PB0-PB9, PB12-PB14, PC0-PC31	V _{VDDIO} -0.4V	_	_	
V_{OH}	Output High-level Voltage	VDDIO [3.0V–3.6V] PB10–PB11	V _{VDDIO} - 0.15V	_	_	V
		PA0-PA31, PB0-PB9, PB12-PB14, PC0-PC31	_	_	_	
V _{OL}	Output Low-level Voltage	VDDIO [3.0V–3.6V] PB10–PB11	_	_	0.15	V
V_{Hys}	Hysteresis Voltage	PA0-PA31, PB0-PB9, PB12-PB14, PC0-PC31 (Hysteresis mode enabled)	150	_	_	mV
l _o	I _{OH} (or I _{SOURCE})	VDDIO [1.65V–3.6V]; V _{OH} = V _{VDDIO} - 0.4 - PA14 (SPCK), PA29 (MCCK) pins - PA[12–13], PA[26–28], PA[30–31] pins - PA [0–3] - Other pins ⁽¹⁾ VDDIO [3.0V–3.6V] - PB[10–11] VDDIO [1.65V–3.6V]; V _{OH} = V _{VDDIO} - 0.4 - NRST	_	_ 	-4 -4 -2 -2 -30	mA
I _o	I _{OL} (or I _{SINK})	VDDIO [1.65V–3.6V]; V _{OL} = 0.4V - PA14 (SPCK), PA29 (MCCK) pins - PA[12–13], PA[26–28], PA[30–31] pins - PA [0–3] - Other pins ⁽¹⁾ VDDIO [3.0V–3.6V] - PB[10–11] VDDIO [1.65V–3.6V]; V _{OL} = 0.4V - NRST	_	_	4 4 2 2 2 30	mA
1	In most I most	Pull_up OFF	-1	_	1	
I _{IL}	Input Low	Pull_up ON	10	_	50	μA



Table 44-3. DC Characteristics (Continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Units	
	Innut High	Pull-down OFF	-1	_	1		
I _{IH}	Input High	Pull-down ON	10	_	50	μA	
R _{PULLUP}	Pull-up Resistor	PA0-PA31, PB0-PB14, PC0-PC31	70	100	130	kΩ	
· PULLUP	T dill dip i toolotoi	NRST	. 0		100		
R _{PULLDO}	Pull-down Resistor	PA0-PA31, PB0-PB14, PC0-PC31	70	100	130	kΩ	
WN	i uli-uowii ivesisioi	NRST	70	100	130	1/22	
D	On-die Series	PA4-PA31, PB0-PB9, PB12-PB14, PC0-PC31		36		0	
R _{ODT} Termina	Termination Resistor	PA0-PA3	_	18		Ω	
	Flash Active Current on VDDCORE	Random 144-bit Read @ 25°C :					
		Maximum read frequency at VDDCORE = 1.2V, VDDIO =3.3V	_	16	25		
		Random 72-bit Read @ 25°C:				mA	
Icc		Maximum read frequency at VDDCORE = 1.2V, VDDIO =3.3V	_	10	18		
		Program ⁽⁴⁾ onto VDDCORE = 1.2V, VDDIO = 3.3V @ 25°C	_	3	5		
		Random 144-bit read:					
		Maximum read frequency at VDDCORE = 1.2V, VDDIO =3.3V @ 25°C	_	3	16		
	Flash Active Current on	Random 72-bit read:				mA	
I _{CC33}	VDDIO	Maximum read frequency at VDDCORE = 1.2V, VDDIO =3.3V @ 25°C	_	3	5		
		Program ⁽⁴⁾ onto VDDCORE = 1.2V, VDDIO = 3.3V @ 25°C		10	15		

Note: 1. PA[4–11], PA[15–25], PB[0–9], PB[12–14], PC[0–31]

- 2. At power-up VDDIO needs to reach 0.6V before VDDIN reaches 1.0V
- 3. VDDIO voltage needs to be equal or below to (VDDIN voltage +0.5V)
- 4. The Flash programming characteristics are applicable at operating temperature range: $T_A = -40$ °C to 85°C.

Table 44-4. 1.2V Voltage Regulator Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Units
V_{VDDIN}	DC Input Voltage Range	(4) (5)	1.6	3.3	3.6	V
V_{VDDOUT}	DC Output Voltage	Normal Mode Standby Mode	_	1.2 0	_	V
V _{ACCURACY}	Output Voltage Accuracy	I _{Load} = 0.8 mA to 80 mA(after trimming)	-3		3	%
I _{LOAD}	Maximum DC Output Current	$V_{VDDIN} > 1.8V$ $V_{VDDIN} \le 1.8V$	_	_	80 40	mA
I _{LOAD-START}	Maximum Peak Current during Startup	See Note ⁽³⁾ .	_	_	400	mA
D _{DROPOUT}	Dropout Voltage	V _{VDDIN} = 1.6V, I _{Load} = Max	_	400	_	mV
V_{LINE}	Line Regulation	V _{VDDIN} from 2.7V to 3.6V; I _{Load} MAX	_	10	30	mV
$V_{LINE-TR}$	Transient Line Regulation	V_{VDDIN} from 2.7V to 3.6V; tr = tf = 5 μ s; I_{Load} Max		50	150	
V_{LOAD}	Load Regulation	$V_{VDDIN} \ge 1.8V;$ $I_{Load} = 10\% \text{ to } 90\% \text{ MAX}$		20	40	
$V_{LOAD\text{-}TR}$	Transient Load Regulation	$V_{VDDIN} \ge 1.8V$; $I_{Load} = 10\% \text{ to } 90\% \text{ MAX}$ $tr = tf = 5 \mu s$	_	50	150	mV
I _Q	Quiescent Current	Normal Mode; @ I _{Load} = 0 mA @ I _{Load} = 80 mA Standby Mode	_	5 500	1	μΑ
CD _{IN}	Input Decoupling Capacitor	Cf. External Capacitor Requirements (1)	_	4.7		μF
CD _{OUT}	Output Decoupling Capacitor	Cf. External Capacitor Requirements (2)	1.85	2.2	5.9	μF
	σαρασιισι	ESR	0.1		10	Ohm
t _{ON}	Turn-on Time	CD _{OUT} = 2.2μF, V _{VDDOUT} reaches 1.2V (+/- 3%)	_	300	_	μs
t _{OFF}	Turn-off Time	CD _{OUT} = 2.2µF	_	_	40	ms

Notes: 1. A 4.7μF or higher ceramic capacitor must be connected between VDDIN and the closest GND pin of the device.

This large decoupling capacitor is mandatory to reduce startup current, improving transient response and noise rejection.

- 2. To ensure stability, an external 2.2µF output capacitor, CD_{OUT} must be connected between the VDDOUT and the closest GND pin of the device. The ESR (Equivalent Series Resistance) of the capacitor must be in the range 0.1 to 10 ohms. Solid tantalum, and multilayer ceramic capacitors are all suitable as output capacitor.
 - A 100nF bypass capacitor between VDDOUT and the closest GND pin of the device helps decreasing output noise and improves the load transient response.
- 3. Defined as the current needed to charge external bypass/decoupling capacitor network.
- 4. At power-up VDDIO needs to reach 0.6V before VDDIN reaches 1.0V
- 5. VDDIO voltage needs to be equal or below to (VDDIN voltage + 0.5V)



Table 44-5. Core Power Supply Brownout Detector Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Units
V _{TH-}	Supply Falling Threshold ⁽¹⁾		0.98	1.0	1.04	V
V _{HYST}	Hysteresis —			_	110	mV
V _{TH+}	Supply Rising Threshold		0.8	1.0	1.08	V
I _{DDON}	Current Consumption on VDDCORE	Brownout Detector enabled	_	_	24	μA
I_{DDOFF}		Brownout Detector disabled			2	μA
I _{DD33ON}	Current Consumption on VDDIO	Brownout Detector enabled	_	_	24	μA
I _{DD33OFF}	VBBIO	Brownout Detector disabled			2	μA
t _{d-}	V _{TH-} Detection Propagation Time	VDDCORE = V _{TH+} to (V _{TH-} - 100mV)	_	200	300	ns
t _{START}	Startup Time	From disabled state to enabled state	_	_	300	μs

Note: 1. The product is guaranteed to be functional at V_{TH}-

Figure 44-1. Core Brownout Output Waveform




Table 44-6. VDDIO Supply Monitor

Symbol	Parameter	Conditions	Min	Тур	Max	Units
V _{TH}	Supply Monitor Threshold	16 selectable steps	1.6	_	3.4	V
T _{ACCURACY}	Threshold Level Accuracy	[-40/+105°C]	-2.5	_	+2.5	%
V _{HYST}	Hysteresis		_	20	30	mV
I _{DDON}	Commant Communication	Enabled		23	40	
I_{DDOFF}	Current Consumption	Disabled	_	0.02	2	μA
t _{START}	Startup Time	From disabled state to enabled state	_	_	300	μs

Table 44-7. Threshold Selection

Digital Code	Threshold Min (V)	Threshold Typ (V)	Threshold Max (V)
0000	1.56	1.6	1.64
0001	1.68	1.72	1.76
0010	1.79	1.84	1.89
0011	1.91	1.96	2.01
0100	2.03	2.08	2.13
0101	2.15	2.2	2.23
0110	2.26	2.32	2.38
0111	2.38	2.44	2.50
1000	2.50	2.56	2.62
1001	2.61	2.68	2.75
1010	2.73	2.8	2.87
1011	2.85	2.92	2.99
1100	2.96	3.04	3.12
1101	3.08	3.16	3.24
1110	3.20	3.28	3.36
1111	3.32	3.4	3.49

Figure 44-2. VDDIO Supply Monitor







Table 44-8. Zero-Power-on Reset Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Units
V _{th+}	Threshold Voltage Rising	At startup	1.45	1.53	1.59	V
V_{th-}	Threshold Voltage Falling		1.35	1.45	1.55	V
t _{RES}	Reset Time-out Period		100	340	580	μs

Figure 44-3. Zero-Power-on Reset Characteristics




44.4 Power Consumption

- Power consumption of the device according to the different Low Power mode capabilities (backup, wait, sleep) and active mode.
- Power consumption on power supply in different modes: backup, wait, sleep and active.
- Power consumption by peripheral: calculated as the difference in current measurement after having enabled then disabled the corresponding clock.
- All power consumption values are based on characterization. Power consumption values are not covered by test limits in production.

44.4.1 Backup Mode Current Consumption

The backup mode configuration and measurements are defined as follows.

Figure 44-4. Measurement Setup



44.4.1.1 Configuration A: Embedded Slow Clock RC Oscillator Enabled

- Supply Monitor on VDDIO is disabled
- RTC is running
- RTT is enabled on 1Hz mode
- BOD disabled
- One WKUPx enabled
- Current measurement on AMP1 (see Figure 44-4)

44.4.1.2 Configuration B: 32768 kHz Crystal Oscillator Enabled

- Supply Monitor on VDDIO is disabled
- RTC is running
- RTT is enabled on 1Hz mode
- BOD disabled
- One WKUPx enabled
- Current measurement on AMP1 (see Figure 44-4)



Table 44-9. Typical Power Consumption for Backup Mode (SAM4S4/S2 rev A)

Backup Total Consumption	@29	5°C	@85°C	@105°C	Unit
Conditions	(AMP1) Configuration A	(AMP1) Configuration B	(AMP1) Configuration A	(AMP1) Configuration A	
VDDIO = 3.6V	1.9	1.8	6.8	14.6	
VDDIO = 3.3V	1.7	1.6	6.2	13.4	
VDDIO = 3.0V	1.5	1.4	5.7	12.5	μΑ
VDDIO = 2.5V	1.3	1.2	5.1	11.3	
VDDIO = 1.8V	0.9	0.8	4.4	9.9	

Table 44-10. Typical Power Consumption for Backup Mode (SAM4SD32/SD16/SA16 rev A)

Backup Total Consumption	@2	@25°C		@105°C	Unit
Conditions	(AMP1) Configuration A	(AMP1) Configuration B	(AMP1) Configuration A	(AMP1) Configuration A	Unit
VDDIO = 3.6V	2.1	2.0	13.9	22.5	
VDDIO = 3.3V	1.8	1.8	NA	NA	
VDDIO = 3.0V	1.7	1.6	NA	NA	μΑ
VDDIO = 2.5V	1.3	1.3	NA	NA	
VDDIO = 1.8V	0.9	0.9	NA	NA	


Table 44-11. Typical Power Consumption for Backup Mode (SAM4S16/S8 rev A)

Backup Total Consumption	@25°C		@85°C	@105°C	Unit
Conditions	(AMP1) Configuration A	(AMP1) Configuration B	(AMP1) Configuration A	(AMP1) Configuration A	
VDDIO = 3.6V	2.7	2.5	12.1	20.1	
VDDIO = 3.3V	2.0	1.8	NA	NA	
VDDIO = 3.0V	1.8	1.7	NA	NA	μΑ
VDDIO = 2.5V	1.5	1.4	NA	NA	
VDDIO = 1.8V	1	0.9	NA	NA	

44.4.2 Sleep and Wait Mode Current Consumption

The wait mode and sleep mode configuration and measurements are defined below.

Figure 44-5. Measurement Setup for Sleep Mode



44.4.2.1 Sleep Mode

- Core clock off
- VDDIO=VDDIN=3.3V
- Master clock (MCK) running at various frequencies with PLLA or the fast RC oscillator
- Fast start-up through WKUP0–15 pins
- Current measurement as shown in Figure 44-5
- All peripheral clocks deactivated
- Temperature = 25°C

Table 44-14 shows the current consumption in typical conditions.



Figure 44-6. SAM4S4/2 Current Consumption in Sleep Mode (AMP1) versus Master Clock Ranges (Condition from Table 44-14)




Table 44-12. SAM4S4/S2 Typical Sleep Mode Current Consumption versus Master Clock (MCK) Variation with PLLA

Sleep Mode Consumption	Typical Value @25°C		
Core Clock/MCK (MHz)	VDDCORE Consumption (AMP1)	Total Consumption (AMP2)	Unit
120	5.1	6.9	mA
100	4.3	5.8	mA
84	3.7	5.0	mA
64	2.8	3.9	mA
32	1.5	2.2	mA
24	1.2	1.8	mA

Table 44-13. SAM4S4/2 Typical Sleep Mode Current Consumption versus Master Clock (MCK) Variation with Fast RC

Sleep Mode Consumption		Typical Value @25°C	
Core Clock/MCK (MHz)	VDDCORE Consumption (AMP1)	Total Consumption (AMP2)	Unit
12	0.6	0.8	mA
8	0.4	0.7	mA
4	0.2	0.5	mA
2	0.17	0.41	mA
1	0.13	0.34	mA
0.5	0.11	0.35	mA



Figure 44-7. SAM4S16/S8 Current Consumption in Sleep Mode (AMP1) versus Master Clock Ranges (Condition from Table 44-14)




Table 44-14. SAM4S16/S8 Typical Sleep Mode Current Consumption versus Master Clock (MCK) Variation with PLLA

Sleep Mode Consumption		Typical Value @25°C	
Core Clock/MCK (MHz)	VDDCORE Consumption (AMP1)	Total Consumption (AMP2)	Unit
120	8.1	9.6	mA
100	7.1	8.1	mA
84	6.0	6.8	mA
64	4.7	5.2	mA
48	3.5	3.9	mA
32	2.4	2.6	mA
24	1.8	2.0	mA

Table 44-15. SAM4S16/S8 Typical Sleep Mode Current Consumption versus Master Clock (MCK) Variation with Fast RC

Sleep Mode Consumption	Typical Value @25°C		
Core Clock/MCK (MHz)	VDDCORE Consumption (AMP1)	Total Consumption (AMP2)	Unit
12	1.1	1.5	mA
8	0.7	1.2	mA
4	0.4	0.7	mA
2	0.3	0.7	mA
1	0.2	0.5	mA
0.5	0.2	0.4	mA



Figure 44-8. SAM4SD32/SD16/SA16 Typical Current Consumption in Sleep Mode (AMP1) versus Master Clock Ranges (Condition from Table 44-16)




Table 44-16. SAM4SD32/SD16/SA16 Typical Sleep Mode Current Consumption versus Master Clock (MCK) Variation with PLLA


Sleep Mode Consumption	Typical Value @25°C		
Core Clock/MCK (MHz)	VDDCORE Consumption (AMP1)	Total Consumption (AMP2)	Unit
120	8.4	10.6	mA
100	7.1	8.9	mA
84	6.0	7.5	mA
64	4.6	5.8	mA
48	3.5	4.4	mA
32	2.4	3.1	mA
24	1.8	2.4	mA

Table 44-17. SAM4SD32/SD16/SA16 Typical Sleep Mode Current Consumption versus Master Clock (MCK) Variation with FAST RC

Sleep Mode Consumption	Typical \ @25°		
Core Clock/MCK (MHz)	VDDCORE Consumption (AMP1)	Total Consumption (AMP2)	Unit
12	1.1	1.8	mA
8	0.8	1.2	mA
4	0.4	0.7	mA
2	0.3	0.7	mA
1	0.2	0.5	mA
0.5	0.2	0.5	mA

44.4.2.2 Wait Mode

Figure 44-9. Measurement Setup for Wait Mode



- VDDIO = VDDIN = 3.6V
- Core clock and master clock stopped
- Current measurement as shown in the above figure
- BOD disabled
- All peripheral clocks deactivated

Table 44-18 gives current consumption in typical conditions.



Table 44-18. SAM4S4/S2 Typical Current Consumption in Wait Mode

Wait Mode Consumption	@25°C				
Conditions	VDDOUT Consumption (AMP1)	Total Consumption (AMP2)	Total Consumption (AMP2)	Total Consumption (AMP2	Unit
See Figure 44-9 on page 1137 There is no activity on the I/Os of the device. With the Flash in standby mode	14.9	28.4	211	436	μA
See Figure 44-9 on page 1137 There is no activity on the I/Os of the device. With the Flash in deep power down mode	14.9	24.1	205	432	μA

Table 44-19. SAM4S16/S8 Typical Current Consumption in Wait Mode

Wait Mode Consumption	@2	5°C	@85°C	@105°C	
Conditions	VDDOUT Consumption (AMP1)	Total Consumption (AMP2)	Total Consumption (AMP2)	Total Consumption (AMP2	Unit
See Figure 44-9 on page 1137 There is no activity on the I/Os of the device. With the Flash in standby mode	20.5	32.7	344	654	μΑ
See Figure 44-9 on page 1137 There is no activity on the I/Os of the device. With the Flash in deep power down mode	20.5	27.8	438	589	μΑ

Table 44-20. SAM4SD32/SD16/SA16 Typical Current Consumption in Wait Mode


Wait Mode Consumption	@2	5°C	@85°C	@105°C	
Conditions	VDDOUT Consumption (AMP1)	Total Consumption (AMP2)	Total Consumption (AMP2	Total Consumption (AMP2	Unit
See Figure 44-9 on page 1137 There is no activity on the I/Os of the device. With the Flash in standby mode	NA	42.1	633	1105	μΑ
See Figure 44-9 on page 1137 There is no activity on the I/Os of the device. With the Flash in deep power down mode	NA	35.3	608	1085	μA

44.4.3 Active Mode Power Consumption

The active mode configuration and measurements are defined as follows:

- VDDIO = VDDIN = 3.3V
- VDDCORE = 1.2V (internal voltage regulator used)
- TA = 25°C
- Application running from Flash memory with 128-bit access mode
- All peripheral clocks are deactivated.
- Master Clock (MCK) running at various frequencies with PLLA or the fast RC oscillator.
- Current measurement on AMP1 (VDDCORE) and total current on AMP2

Figure 44-10. Active Mode Measurement Setup



Tables below give Active mode current consumption in typical conditions.

- VDDCORE at 1.2V
- Temperature = 25°C



44.4.3.1 SAM4S4/2 Active Power Consumption

Table 44-21. SAM4S4/2 Active Power Consumption with VDDCORE @ 1.2V Running from Flash Memory or SRAM

			CoreMark			
Core Clock (MHz)	128-bit Flas	sh access ⁽¹⁾	64-bit Flas	sh access ⁽¹⁾	SRAM	Unit
	AMP1	AMP2	AMP1	AMP2	AMP2	
120	17.7	21.2	12.8	16.4	16.2	
100	16.1	19.4	11.6	14.8	13.5	
84	13.6	16.8	9.9	13.1	12.0	
64	11.6	14.6	8.5	10.9	9.0	
32	7.3	9.8	5.8	8.0	5.2	
24	6.0	8.3	5.2	7.4	3.9	mA
12	3.6	5.2	2.7	4.1	2.2	
8	2.4	4.6	2.2	3.5	1.5	
4	1.5	2.3	1.2	2.8	1.0	
2	0.7	1.8	0.6	1.9	0.8	
1	0.4	1.1	0.3	1.2	0.7	
0.5	0.2	0.9	0.2	0.9	0.6	

44.4.3.2 SAM4S16/S8 Active Power Consumption


Table 44-22. SAM4S16/S8 Active Power Consumption with VDDCORE @ 1.2V Running from Flash Memory or SRAM

			CoreMark			
Core Clock (MHz)	128-bit Flas	sh access ⁽¹⁾	64-bit Flas	sh access ⁽¹⁾	SRAM	Unit
	AMP1	AMP2	AMP1	AMP2		
120	24.9	28.8	18	21.4	19.6	
100	21.9	25.4	16.3	19.5	16.5	
84	18.5	21.4	13.8	16.6	13.9	
64	15.0	17.6	11.4	13.9	10.7	
48	11.9	14.3	9.6	11.8	8	
32	8.1	9.9	7.4	9.3	5.4	
24	6.0	7.7	5.8	7.5	4.1	m <i>A</i>
12	3.4	6.1	3.2	6.0	2	
8	2.3	4.5	2.2	4.5	1.2	
4	1.2	2.6	1.2	2.9	1.2	
2	0.7	1.9	0.7	2.0	0.7	
1	0.4	1.3	0.4	1.6	NA	
0.5	0.3	1.1	0.3	1.3	NA	

1. Flash Wait State (FWS) in EEFC_FMR adjusted versus core frequency Note:



Figure 44-11. SAM4S16/S8 Current Consumption in Active Mode (AMP1) versus Master Clock Ranges






44.4.3.3 SAM4SD32/SD16/SA16 Active Power Consumption

Table 44-23. SAM4SD32/SA16/SD16 Active Power Consumption with VDDCORE @ 1.2V running from Flash Memory (IDDCORE- AMP1) or SRAM

			CoreMark			
	Cache En	able (CE)	Cache Dis	able (CD)		
Core Clock (MHz)	128-bit Flash access ⁽¹⁾	64-bit Flash access ⁽¹⁾	128-bit Flash access ⁽¹⁾	64-bit Flash access ⁽¹⁾	SRAM	Unit
120	20.7	20.7	24.8	18.1	19.9	
100	17.5	17.4	21.6	16.5	16.8	
84	14.7	14.7	18.3	13.9	14.2	
64	11.3	11.3	14.4	11.5	10.9	
48	8.5	8.5	11.3	9.4	8.3	
32	5.7	5.7	8.0	7.1	5.6	
24	4.3	4.3	6.3	5.9	4.2	mA
12	2.5	2.5	3.5	3.3	1.9	
8	1.7	1.7	2.4	2.3	1.7	
4	0.9	0.9	1.2	1.2	0.7	
2	0.5	0.5	0.7	0.7	0.5	
1	0.4	0.4	0.5	0.5	0.4	
0.5	0.3	0.3	0.3	0.3	0.3	

Notes: 1. Flash Wait State (FWS) in EEFC_FMR adjusted versus core frequency

Figure 44-12. SAM4SD32/SD16/SA16 Current Consumption in Active Mode (AMP1) versus Master Clock Ranges



44.4.4 Peripheral Power Consumption in Active Mode

Table 44-24. Typical Power Consumption on V_{DDCORE}⁽¹⁾

Peripheral	Consumption VDDCORE 1.08V	Consumption VDDCORE 1.2V	Consumption VDDCORE 1.32V	Unit
PIO Controller A (PIOA)	4.2	4.7	5.3	
PIO Controller B (PIOB)	1.2	1.4	1.5	
PIO Controller C (PIOC)	2.6	3.0	3.2	
UART	3.8	4.2	4.6	
USART	5.6	6.2	7.0	
PWM	10.2	11.5	12.5	
TWI	4.0	4.4	5.0	
SPI	4.2	4.7	5.1	
Timer Counter (TCx)	4.2	4.7	5.2	μΑ/MHz
ADC	2.9	3.3	3.6	
DACC	2.7	3.1	3.4	
ACC	0.4	0.5	0.6	
HSMCI	5.5	6.1	6.8	
CRCCU	0.2	0.3	0.3	
SMC	1.9	2.1	2.3	
SSC	4.9	5.4	6.2	
UDP	4.7	5.2	5.8	

Note: 1. VDDIO = 3.3V, $T_A = 25$ °C



44.5 Oscillator Characteristics

44.5.1 32 kHz RC Oscillator Characteristics

Table 44-25. 32 kHz RC Oscillator Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	RC Oscillator Frequency		20	32	44	kHz
	Frequency Supply Dependency		-3		3	%/V
	Frequency Temperature Dependency	Over temperature range (-40°C/ +105°C) versus 25°C	-7	_	7	%
Duty	Duty Cycle		45	50	55	%
t _{ON}	Startup Time		_	_	100	μs
		After startup time				
lanou	Current Consumption	Temp. range = -40°C to +125°C	_	540	860	nA
IDDON	Can sin consumption	Typical consumption at 2.2V supply and Temp = 25°C		310	230	.,,

44.5.2 4/8/12 MHz RC Oscillators Characteristics

Table 44-26. 4/8/12 MHz RC Oscillators Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
f _{Range}	RC Oscillator Frequency Range	(1)	4		12	MHz	
ACC ₄	4 MHz Total Accuracy	-40°C < Temp < +105°C 4 MHz output selected (1)(2)	_	_	±30	%	
100	Q MULT Total Acquirecy	-40°C < Temp < +105°C 8 MHz output selected (1)(2)	_	_	±30	%	
ACC ₈	8 MHz Total Accuracy	-40°C < Temp < +105°C 8 MHz output selected (1)(3)	_	_	±5	70	
100	12 MHz Total Accuracy	-40°C < Temp < +105°C 12 MHz output selected (1)(2)	_	_	±30	0/	
ACC ₁₂	12 MHz Total Accuracy	-40°C < Temp < +105°C 12MHz output selected ⁽¹⁾⁽³⁾	_	_	±5	%	
	Frequency Deviation versus	8 MHz		47			
	Trimming Code	12 MHz	_	64	_	kHz/trimming code	
Duty	Duty Cycle		45	50	55	%	
t _{ON}	Startup Time		_	_	10	μs	
		4 MHz		50	75		
I_{DDON}	Active Current Consumption ⁽²⁾	8 MHz	_	65	95	μA	
		12 MHz		82	118		

Notes: 1. Frequency range can be configured in the Supply Controller registers

- 2. Not trimmed from factory
- 3. After trimming from factory

The 4/8/12 MHz Fast RC oscillator is calibrated in production. This calibration can be read through the Get CALIB bit command (refer to the EEFC section) and the frequency can be trimmed by software through the PMC.




44.5.3 32.768 kHz Crystal Oscillator Characteristics

Table 44-27. 32.768 kHz Crystal Oscillator Characteristics

Symbol	Parameter	Conditions	Conditions		Тур	Max	Unit
f _{req}	Operating Frequency	Normal mode w	ith crystal			32.768	kHz
	Duty Cycle			40	50	60	%
	Ota dan Tana	Rs < 50 KΩ	$C_{crystal}$ = 12.5 pF $C_{crystal}$ = 6 pF			900 300	
	Startup Time	Rs < 100 KΩ	$C_{crystal} = 12.5 pF$ $C_{crystal} = 6 pF$	_	_	1200 500	ms
I _{DD_ON}	Current Consumption	Rs < 50 KΩ Rs < 100 KΩ (1)	$C_{crystal}$ = 12.5 pF $C_{crystal}$ = 6 pF $C_{crystal}$ = 12.5 pF $C_{crystal}$ = 6 pF	_	550 380 820 530	1150 980 1600 1350	nA
P _{ON}	Drive Level			_	_	0.1	μW
R _f	Internal Resistor	Between XIN32	and XOUT32	_	10		MΩ
C _{LEXT}	Maximum External Capacitor on XIN32 and XOUT32			_	_	20	pF
C _{para}	Internal Parasitic Capacitance			0.6	0.7	0.8	pF

Note: 1. R_S is the series resistor.



 $C_{LEXT} = 2x(C_{CRYSTAL} - C_{para} - C_{PCB}).$

Where C_{PCB} is the capacitance of the printed circuit board (PCB) track layout from the crystal to the SAM4 pin.

44.5.4 32.768 kHz Crystal Characteristics

Table 44-28. Crystal Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
ESR	Equivalent Series Resistor (R _{S)}	Crystal @ 32.768 kHz	_	50	100	ΚΩ
C _M	Motional Capacitance	Crystal @ 32.768 kHz	0.6	_	3	fF
C _{SHUNT}	Shunt Capacitance	Crystal @ 32.768 kHz	0.6	_	2	pF




44.5.5 3 to 20 MHz Crystal Oscillator Characteristics

Table 44-29. 3 to 20 MHz Crystal Oscillator Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{req}	Operating Frequency	Normal mode with crystal	3	16	20	MHz
	Duty Cycle		40	50	60	%
		3 MHz, C _{SHUNT} = 3 pF			14.5	
		8 MHz, C _{SHUNT} = 7 pF			4	
t _{ON}	Startup Time	16 MHz, C _{SHUNT} = 7 pF with Cm = 8 fF	_	_	1.4	ms
		16 MHz, C _{SHUNT} = 7 pF with Cm = 1.6 fF			2.5	
		20 MHz, C _{SHUNT} = 7 pF			1	
		3 MHz ⁽²⁾		230	350	μA
	Current Consumption	8 MHz ⁽³⁾		300	400	
I _{DD_ON}	(on VDDIO)	16 MHz ⁽⁴⁾	_	390	470	μΑ
		20 MHz ⁽⁵⁾		450	560	
		3 MHz			15	
P _{ON}	Drive Level	8 MHz	_	_	30	μW
		16 MHz, 20 MHz			50	
R _f	Internal Resistor	Between XIN and XOUT	_	0.5	_	ΜΩ
C _{LEXT}	Maximum External Capacitor on XIN and XOUT		_	_	17	pF
C	Internal Equivalent Load Congestance	Integrated load capacitance	7.5	9.5	10.5	ъF
C _L	Internal Equivalent Load Capacitance	(XIN and XOUT in series)	<i>1</i> .5	9.5	10.5	pF

- Notes: 1. R_S is the series resistor
 - 2. Rs = 100–200 Ohms; Cs = 2.0–2.5 pF; Cm = 2–1.5 fF(typ, worst case) using 1 K Ω serial resistor on XOUT.
 - 3. Rs = 50-100 Ohms; Cs = 2.0-2.5 pF; Cm = 4-3 fF(typ, worst case).
 - 4. Rs = 25-50 Ohms; Cs = 2.5-3.0 pF; Cm = 7-5 fF (typ, worst case).
 - 5. Rs = 20-50 Ohms; Cs = 3.2-4.0 pF; Cm = 10-8 fF(typ, worst case).



$$C_{LEXT} = 2 x (C_{CRYSTAL} - C_L - C_{PCB}).$$

Where C_{PCB} is the capacitance of the printed circuit board (PCB) track layout from the crystal to the SAM4 pin.

44.5.6 3 to 20 MHz Crystal Characteristics

Table 44-30. Crystal Characteristics


Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		Fundamental @ 3 MHz			200	
		Fundamental @ 8 MHz			100	
ESR	Equivalent Series Resistor (Rs)	Fundamental @ 12 MHz	_	_	80	Ω
		Fundamental @ 16 MHz			80	
		Fundamental @ 20 MHz			50	
C _M	Motional Capacitance		_	_	8	fF
C _{SHUNT}	Shunt Capacitance		_	_	7	pF

44.5.7 3 to 20 MHz XIN Clock Input Characteristics in Bypass Mode

Table 44-31. XIN Clock Electrical Characteristics (In Bypass Mode)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
1/(t _{CPXIN})	XIN Clock Frequency	(1)	_	_	50	MHz
t _{CPXIN}	XIN Clock Period	(1)	20	_	_	ns
t _{CHXIN}	XIN Clock High Half-period	(1)	8	_	_	ns
t _{CLXIN}	XIN Clock Low Half-period	(1)	8	_	_	ns
t _{CLCH}	Rise Time	(1)	2.2	_	_	ns
t _{CHCL}	Fall Time	(1)	2.2	_	_	ns
V _{XIN_IL}	V _{XIN} Input Low-level Voltage	(1)	-0.3 —		[0.8V:0.3 x V _{VDDIO]}	V
V _{XIN_IH}	V _{XIN} Input High-level Voltage	(1)	[2.0V:0.7 x V _{VDDIO}]	_	V _{VDDIO} +0.3V	V
C _{PARASTANDBY}	Internal Parasitic During Standby	(1)	_	5.5	6.3	pF
R _{PARASTANDBY}	Internal Impedance During Standby	(1)	_	300	_	Ω

Note: 1. These characteristics apply only when the 3–20 MHz crystal oscillator is in bypass mode.





44.5.8 Crystal Oscillator Design Considerations Information

44.5.8.1 Choosing a Crystal

When choosing a crystal for the 32768 Hz Slow Clock Oscillator or for the 3–20 MHz Oscillator, several parameters must be taken into account. Important parameters of crystal and SAM4S specifications are as follows:

- Load Capacitance
 - C_{crystal} is the equivalent capacitor value the oscillator must "show" to the crystal in order to oscillate at
 the target frequency. The crystal must be chosen according to the internal load capacitance (C_L) of the
 on-chip oscillator. Any mismatch in the load capacitance will result in a frequency drift.
- Drive Level
 - Crystal drive level ≥ Oscillator drive level. Having a crystal drive level number lower than the oscillator specification may damage the crystal.
- Equivalent Series Resistor (ESR)
 - Crystal ESR ≤ Oscillator ESR Max. Having a crystal with ESR value higher than the oscillator may cause the oscillator to not start.
- Shunt Capacitance
 - Max. crystal Shunt Capacitance ≤ Oscillator Shunt Capacitance (C_{SHUNT}). Having a crystal with ESR value higher than the oscillator may cause the oscillator to not start.

44.5.8.2 Printed Circuit Board (PCB)

SAM4S oscillators are low-power oscillators requiring particular attention when designing PCB systems.



44.6 PLLA, PLLB Characteristics

Table 44-32. Supply Voltage Phase Lock Loop Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
VDDPLL	Supply Voltage Range		1.08	1.2	1.32	V

Table 44-33. PLLA and PLLB Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{IN}	Input Frequency		3	_	32	MHz
f _{OUT}	Output Frequency		80	_	240	MHz
		Active mode @ 80 MHz @1.2V		0.94	1.2	mA
	Current Consumentian	Active mode @ 96 MHz @1.2V		1.2	1.5	
I _{PLL}	Current Consumption	Active mode @ 160 MHz @1.2V	_	2.1	2.5	
		Active mode @240 MHz @1.2V		3.34	4	
t _{START}	Settling Time		_	60	150	μS



44.7 USB Transceiver Characteristics

44.7.1 Typical Connection

For details on a typical connection, refer to Section 40. "USB Device Port (UDP)".



44.7.2 Electrical Parameters

Table 44-34. Electrical Parameters

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		Input Levels				
V _{IL}	Low Level		_	_	8.0	V
V _{IH}	High Level		2.0	_	_	V
V_{DI}	Differential Input Sensitivity	(D+) - (D-)	0.2	_	_	V
V _{CM}	Differential Input Common Mode Range		0.8		2.5	V
C _{IN}	Transceiver Capacitance	Capacitance to ground on each line		_	9.18	pF
I	Hi-Z State Data Line Leakage	0V < V _{IN} < 3.3V	-10	_	+10	μA
R _{EXT}	Recommended External USB Series Resistor	In series with each USB pin with ± 5 %	_	27	_	Ω
		Output Levels				
V _{OL}	Low Level Output	Measured with R $_{L}$ of 1.425 $k\Omega$ tied to 3.6V	0.0	_	0.3	V
V _{OH}	High Level Output	Measured with R $_{L}$ of 14.25 $k\Omega$ tied to GND	2.8	_	3.6	V
V _{CRS}	Output Signal Crossover Voltage	Measurement conditions described in Figure 44-13 "USB Data Signal Rise and Fall Times"	1.3	_	2.0	V
		Consumption			'	
I _{VDDIO}	Current Consumption	Transceiver enabled in input mode	_	105	200	μA
I _{VDDCORE}	Current Consumption	DDP = 1 and DDM = 0	_	80	150	μA
		Pull-up Resistor				
R _{PUI}	Bus Pull-up Resistor on Upstream Port (idle bus)		0.900	_	1.575	kΩ
R _{PUA}	Bus Pull-up Resistor on Upstream Port (upstream port receiving)		1.425	ı	3.090	kΩ


44.7.3 Switching Characteristics

Table 44-35. In Full Speed

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t _{FR}	Transition Rise Time	C _{LOAD} = 50 pF	4	_	20	ns
t _{FE}	Transition Fall Time	C _{LOAD} = 50 pF	4	_	20	ns
t _{FRFM}	Rise/Fall Time Matching		90	_	111.11	%



Figure 44-13. USB Data Signal Rise and Fall Times



44.8 12-bit ADC Characteristics

Electrical data are in accordance with the following standard conditions unless otherwise specified:

- Operating temperature range from -40°C to + 105°C
- Min and max data are defined as three times the standard deviation of the manufacturing process

44.8.1 ADC Power Supply

Table 44-36. Analog Power Supply Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
W	Cumply Voltage Dange	Full operational	2.4	_	3.6	
V_{VDDIN}	Supply Voltage Range	(1)	2	_	2.4	V
		ADC Sleep Mode ⁽²⁾		2	4	μA
I _{VDDIN}	Analog Current Consumption	ADC Fast Wake-up Mode (3)	_	2.4	3.5	mA
	Consumption	ADC Normal Mode		4.3	6	mA
	Digital Current	ADC Sleep Mode (all off) ⁽²⁾		_	0.1	μA
VDDcore	Consumption	ADC Normal Mode	_	0.2	0.4	mA

Notes: 1. See Section "Low Voltage Supply".

- 2. In Sleep mode the ADC core, sample and hold, and internal reference operational amplifier are off.
- 3. In Fast Wake-up mode, only the ADC core is off.

44.8.1.1 ADC Bias Current

All current consumption is performed when the field IBCTL in the ADC Analog Control register (ADC_ACR) is set to 01.

IBCTL controls the ADC biasing current, with the nominal setting IBCTL = 01.

IBCTL = 00 is the required value for a sampling frequency below 500 kHz, and IBCTL = 01 for a sampling frequency between 500 kHz and 1 MHz.

Table 44-37. ADC Bias Current Adjustment

IBCTL=00	IBCTL=01	IBCTL=10	IBCTL=11
Typ-22%	Тур	Reserved	Reserved



44.8.2 External Reference Voltage

 V_{ADVREF} is an external reference voltage applied on the pin ADVREF. The quality of the reference voltage V_{ADVREF} is critical to the performance of the ADC. A DC variation of the reference voltage V_{ADVREF} is converted to a gain error by the ADC. The noise generated by V_{ADVREF} is converted by the ADC to count noise.

Table 44-38. ADVREF Electrical Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
ADVDEE		Full operational	2.4	_	3.6	.,
V _{ADVREF}	ADVREF voltage range	(1)	2	_	2.4	V
		Gain = 0.5, DIFF ⁽³⁾ mode	= 0.5, DIFF ⁽³⁾ mode — —	1100		
	Lament	Gain = 1, $SE^{(4)}$ and $DIFF^{(3)}$	_	_	550	\ /
V _N	Input voltage noise ⁽²⁾	Gain = 2, $SE^{(4)}$ and $DIFF^{(3)}$	_	_	274	μVrms
		Gain = 4, SE ⁽⁴⁾ mode	_	_	137	
R _{ADVREF}	ADVREF Input DC Impedance	ADC reference resistor bridge ⁽⁵⁾	6	8	10	kΩ

- Notes: 1. See Section "Low Voltage Supply".
 - 2. Over a bandwidth from 20 Hz to 20 MHz.
 - 3. DIFF is Differential mode.
 - 4. SE is Single-ended mode.
 - 5. When the ADC is in Sleep mode, the ADVREF impedance has a minimum of 10 $M\Omega$.

44.8.3 ADC Timings

ADC Timing Characteristics Table 44-39.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{ADC}	Clock Frequency		1	20	22	MHz
t _{CP_ADC}	Clock Period		45	50	1000	ns
f _S	Sampling Frequency		0.05	1	1.1	MHz
4	ADC Startus time	Sleep mode to Normal mode	20	30	40	
^L START-UP	t _{START-UP} ADC Startup time	Fast Wake-up mode to Normal mode	4	8	12	μs
t _{TRACKTIM}	Track Time	f _{ADC} = max value	160	_	_	ns
t _{CONV}	Conversion Time	Number of ADC clock pulses to perform a conversion	_	20	_	T _{CP_ADC}
t _{SETTLE}	Settling Time	Settling time to change offset and gain	100	_	_	ns
t _{CAL}	Calibration time		200	_	_	ns

44.8.4 ADC Transfer Function

The first operation of the ADC is a sampling function relative to a common mode voltage. The common mode voltage (VCM) is equal to $V_{ADVREF}/2$ when the bits OFFx = 1, in Differential and in Single-ended mode. When the bits OFFx = 0, sampling is done versus $V_{ADVREF}/4$ for gain = 2, and $V_{ADVREF}/8$ for gain = 4, in Single-ended mode only.

The code in ADC_CDRx is a 12-bit positive integer.

44.8.4.1 Differential Mode

A differential input voltage V_{INP} - V_{INN} can be applied between two selected differential pins, e.g. AD0 and AD1. The ideal code Ci is calculated by using the following formula and rounding the result to the nearest positive integer.

$$C_i = \frac{4096}{V_{ADVREF}} \times V_{IN} \times Gain + 2047$$

Table 44-40 is a computation example for the above formula, where $V_{ADVREF} = 3V$:

Table 44-40. Input Voltage Values in Differential Mode

Ci	Gain = 0.5	Gain = 1	Gain = 2
0	-3	-1.5	-0.75
2047	0	0	0
4095	3	1.5	0.75

44.8.4.2 Single-ended Mode

A single input voltage V_{IN} can be applied to selected pins, e.g. AD0 or AD1. The ideal code Ci is calculated by using the following formula and rounding the result to the nearest positive integer.

The single-ended ideal code conversion formula for OFFx = 1 is:

$$C_i = \frac{4096}{V_{ADVREF}} \times \left(V_{IN} - \frac{V_{ADVREF}}{2}\right) \times Gain + 2047$$

Table 44-41 is a computation example for the above formula, where $V_{ADVREF} = 3V$:

Table 44-41. Input Voltage Values in Single-ended Mode, OFFx=1

Ci	Gain = 1	Gain = 2	Gain = 4
0	0	0.75	1.125
2047	1.5	1.5	1.5
4095	3	2.25	1.875

The single-ended ideal code conversion formula for OFFx = 0 is:

$$C_i = V_{IN} \times Gain \times \frac{4096}{V_{ADVREF}} - 1$$



Table 44-42 is a computation example for the above formula, where $V_{ADVREF} = 3V$:

Table 44-42. Input Voltage Values in Single-ended Mode, OFFx=0

Ci	Gain = 1	Gain = 1	
0	0	0	0
2047	1.5	0.75	0.375
4095	3	1.5	0.75

44.8.4.3 Example of LSB Computation

The LSB is relative to the analog scale V_{ADVREF} .

The term LSB expresses the quantization step in volts, also used for one ADC code variation.

- Single-ended (SE) (ex: V_{ADVREF}=3.0V)
 - Gain = 1, LSB = $(3.0V / 4096) = 732 \mu V$
 - Gain = 2, LSB = $(1.5V / 4096) = 366 \mu V$
 - Gain = 4, LSB = $(750 \text{ mV} / 4096) = 183 \mu\text{V}$
- Differential (DIFF) (ex: V_{ADVREF}=3.0V)
 - Gain = 0.5, LSB = $(6.0V / 4096) = 1465 \mu V$
 - Gain = 1, LSB = $(3.0V / 4096) = 732 \mu V$
 - Gain = 2, LSB = $(1.5V / 4096) = 366 \mu V$

44.8.5 ADC Electrical Characteristics

The gain error depends on the gain value and the OFFx bit. The data are given with and without autocorrection at 27°C. The data include the ADC performances as the PGA and ADC core cannot be separated. The temperature and voltage dependency are given as separate parameters.

Table 44-43. Voltage and Temperature Dependencies

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
T _{GK}	Gain Temperature dependency	-40°C to 105°C	_	_	5	ppm/°C
V _{GK}	Gain Supply dependency	VDDIN	_	_	0.025	%/V
T _{OK}	Offset Temperature dependency	-40°C to 105°C	_	_	5	ppm/°C
V _{OK}	Offset Supply dependency	VDDIN	_	_	0.025	%/V

44.8.5.1 Gain and Offset Errors

For:

a given gain error: E_G (%)

a given ideal code (Ci)

a given offset error: E_O (LSB)


the actual code (Ca) is calculated using the following formula

$$Ca = \left(1 + \frac{E_G}{100}\right) \times (C_i - 2047) + 2047 + E_O$$

Differential Mode

In differential mode, the offset is defined when the differential input voltage is zero.

Figure 44-14. Gain and Offset Errors in Differential Mode



where:

- FSe=(FSe+)-(FSe-) is for full-scale error, unit is LSB code
- Offset error E_O is the offset error measured for V_{IN} =0V
- Gain error E_G=100xFSe/4096, unit in %

The error values in Table 44-44 and Table 44-45 include the sample and hold error as well as the PGA gain error.

Table 44-44. Differential Gain Error E_G

Gain Mode	0.5	0.5 1		0.5 1 2		1		2
Auto Correction	No	Yes	No	Yes	No	Yes		
Average Gain Error (%)	-0.107	0.005	0.444	0.112	0.713	0.005		
Standard Deviation (%)	0.410	0.210	0.405	0.229	0.400	0.317		
Gain Min Value (%)	-1.338	-0.625	-0.771	-0.576	-0.488	-0.947		
Gain Max Value (%)	1.123	0.635	1.660	0.801	1.914	0.957		

Table 44-45. Differential Output Offset Error E_O


Gain	0.5	1	2
Average Offset Error (LSB)	-1.2	-1.2	-0.6
Standard Deviation (LSB)	0.3	0.4	0.4
Offset Min value (LSB)	-2.1	-2.4	-1.8
Offset Max value (LSB)	-0.3	0	0.6



Single-ended Mode

Figure 44-15 illustrates the ADC output code relative to an input voltage V_{IN} between 0V (Ground) and V_{ADVREF} . The ADC is configured in Single-ended mode by connecting internally the negative differential input to $V_{ADVREF}/2$. As the ADC continues to work internally in Differential mode, the offset is measured at $V_{ADVREF}/2$.

Figure 44-15. Gain and Offset Errors in Single-ended Mode



where:

- FSe=(FSe+)-(FSe-) is for full-scale error, unit is LSB code
- Offset error E_O is the offset error measured for V_{IN}=0V
- Gain error E_G=100xFSe/4096, unit in %

The error values in Table 44-46 and Table 44-47 include the sample and hold error as well as the PGA gain error.

Table 44-46. Single-ended Gain Error

Offset Mode	OFF	x=0	OF	Fx=0	OFF	- x=1	OFF	Fx=0	OFF	- x=1
Gain Mode	1		:	2	2	2		4	4	4
AutoCorrection	No	Yes	No	Yes	No	Yes	No	Yes	No	Yes
Average Gain Error (%)	0.449	0.078	0.771	-0.010	0.781	0.117	1.069	-0.029	1.064	0.151
Standard Deviation (%)	0.420	0.200	0.430	0.313	0.425	0.327	0.420	0.415	0.415	0.371
Min Value (%)	-0.811	-0.522	-0.518	-0.947	-0.493	-0.864	-0.190	-1.274	-0.181	-0.962
Max Value (%)	1.709	0.679	2.061	0.928	2.056	1.099	2.329	1.216	2.310	1.265

Table 44-47. Single-ended Output Offset Error

Offset Mode	OFFx=0	OFFx=0	OFFx=1	OFFx=0	OFFx=1
Gain	1	2	2	4	4
Average Offset Error (LSB)	-5.7	-7.7	-10.3	-7.3	-18.7

Table 44-47. Single-ended Output Offset Error

Standard Deviation (LSB)	1.8	3.9	3.4	6	7
Min Value (LSB)	-11.1	-19.4	-20.5	-25.3	-39.7
Max Value (LSB)	-0.3	4	-0.1	10.7	2.3

44.8.5.2 ADC Electrical Performances

Single-ended Static Performances

Table 44-48. Single-ended Static Electrical Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
INL	ADC Integral Non-linearity		-2	+/-1	2	LSB
DNL	ADC Differential Non-linearity		-1	-+/-0.5	1	LSB

Single-ended Dynamic Performances

Table 44-49. Single-ended Dynamic Electrical Characteristics (1)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
SNR	Signal to Noise Ratio	(1)	56	64	72	dB
THD	Total Harmonic Distortion	(1)	66	74	84	dB
SINAD	Signal to Noise and Distortion	(1)	55	62	71	dB
ENOB	Effective Number of Bits	(1)	9	10.5	12	bits

Notes: 1. ADC Clock (f_{ADC}) = 20 MHz, f_s=1 MHz, Fin = 127 kHz, Frequency band = [1 kHz, 500 kHz] – Nyquist conditions fulfilled.

Differential Static Performances

Table 44-50. Differential Static Electrical Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
INL	Integral Non-linearity		-2	+/-1	2	LSB
DNL	Differential Non-linearity		-1	+/-0.5	1	LSB

Differential Dynamic Performances

Table 44-51. Differential Dynamic Electrical Characteristics (1)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
SNR	Signal to Noise Ratio - SNR	(1)	60	70	74	dB
THD	Total Harmonic Distortion - THD	(1)	72	80	84	dB
SINAD	Signal to Noise and Distortion - SINAD	(1)	60	68	73	dB
ENOB	Effective Number of Bits ENOB	(1)	9.5	11	12	bits

Notes: 1. ADC Clock (f_{ADC}) = 20 MHz, f_{S} =1 MHz, Fin = 127 kHz, Frequency band = [1 kHz, 500 kHz] – Nyquist conditions fulfilled.

10-bit ADC Mode

In 10-bit mode, the ADC produces 12-bit output but the output data in the register ADC_CDRx is shifted 2 bits to the right, removing the two LSBs of the 12-bit ADC.

The gain and offset have the same values as for 12-bit mode, with digital full-scale output code range reduced to 1024 (vs 4096).

The INL and DNL have the same values as for 12-bit mode.



The dynamic performances are the 12-bit mode values, reduced by 12 dB.


Low Voltage Supply

The ADC performs in 10-bit mode or in 12-bit mode. Working at low voltage (VDDIN or/and V_{ADVREF}) between 2 and 2.4V is subject to the following restrictions:

- The field IBCTL must be 00 to reduce the biasing of the ADC under low voltage. See Section 44.8.1.1 "ADC Bias Current".
- In 10-bit mode, the ADC clock should not exceed 5 MHz (max signal bandwidth is 250 kHz).
- In 12-bit mode, the ADC clock should not exceed 2 MHz (max signal bandwidth is 100 kHz).

44.8.5.3 ADC Channel Input Impedance

Figure 44-16. Input Channel Model



where:

- Z_{IN} is input impedance in single-ended or differential mode
- C_{IN} = 1 to 8 pF +/-20% depending on the gain value and mode (SE or DIFF); temperature dependency is negligible
- R_{ON} is typical 2 $k\Omega$ and 8 $k\Omega$ max (worst case process and high temperature)
- R_{ON} is negligible regarding the value of Z_{IN}

The following formula is used to calculate input impedance:

$$Z_{IN} = \frac{1}{f_S \times C_{IN}}$$

where:

- f_S is the sampling frequency of the ADC channel
- Typ values are used to compute ADC input impedance Z_{IN}

Table 44-52. Input Capacitance Values

	•	
Gain Selection	Single-ended	Differential
0.5	N/A ⁽¹⁾	2 pF

Table 44-52. Input Capacitance Values

1	2 pF	4 pF
2	2 pF	8 pF
4	4 F	pN/A

Note: 1. N/A: Not applicable


Table 44-53. Z_{IN} Input Impedance

f _S (MHz)	1	0.5	0.25	0.125	0.0625	0.03125	0.015625	0.007813		
C _{IN} = 2 pF										
Z _{IN} (M Ω)	0.5	1	2	4	8	16	32	64		
			(C _{IN} = 4 pF						
Z _{IN} (M Ω)	0.25	0.5	1	2	4	8	16	32		
	C _{IN} = 8 pF									
Ζ _{IN} (M Ω)	0.125	0.25	0.5	1	2	4	8	16		

Track and Hold Time versus Source Output Impedance

Figure 44-17 shows a simplified acquisition path.

Figure 44-17. Simplified Acquisition Path



In 12-bit mode, during the tracking phase, the ADC needs to track the input signal during the tracking time shown below:

$$t_{TRACK} = 0.054 \text{ x } Z_{SOURCE} + 205$$

with $t_{\text{TRACK}} \, \text{expressed}$ in ns and $Z_{\text{SOURCE}} \, \text{expressed}$ in $\Omega.$

The ADC already includes a tracking time of 15 $\rm t_{CP\ ADC}$

Two cases must be considered:

- 1. If the calculated tracking time (t_{TRACK}) is lower than 15 $t_{CP\ ADC}$, then TRACTIM can be set to 0 .
- 2. If the calculated tracking time (t_{TRACK}) is higher than 15 t_{CP_ADC} , then TRACTIM must be set to the correct value.



44.9 12-bit DAC Characteristics

Table 44-54. Analog Power Supply Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Units
V _{VDDIN}	Analog Supply		2.4	3.0	3.6	V
		Sleep Mode(Clock OFF)			3	μΑ
	Current	Fast Wake Up (Standby Mode, clock ON)		2	3	mA
I _{VDDIN}	Consumption	Normal Mode with 1 output ON (IBCTLDACCORE = 01, IBCTLCHx =10)	_	4.3	5.6	mA
		Normal Mode with 2 outputs ON (IBCTLDACCORE =01, IBCTLCHx =10)		5	6.5	mA

Table 44-55. Channel Conversion Time and DAC Clock

Symbol	Parameter	Conditions	Min	Тур	Max	Units
f _{DAC}	Clock Frequency		1	_	50	MHz
t _{CP_DAC}	Clock Period		_	_	20	ns
Refresh Time	Refresh Time	8-bit Accuracy	24	_	_	us
		From Sleep Mode to Normal Mode: - Voltage reference OFF - DAC core OFF	20	30	40	
t _{START-UP}	Startup Time	From Fast Wake Up to Normal Mode: - Voltage reference ON - DAC core OFF	2.5	3.75	5	μs
t _{CONV}	Conversion Time		_	_	25	T _{CP_DAC}

External voltage reference for DAC is V_{ADVREF} . See the ADC voltage reference characteristics in Table 44-38 on page 1154.

Table 44-56. Static Performance Characteristics

Parameter	Conditions	Min	Тур	Max	Units
Resolution		_	12	_	bit
	2.4V < V _{VDDIN} <2.7V	-6		+6	
Integral Non-linearity (INL)					LSB
	2.7V < V _{VDDIN} < 3.6V	-2	±1	+2	
	2.4V < V _{VDDIN} <2.7V				
Differential Non-linearity (DNL)		-2.5	±1	+2.5	LSB
	2.7V < V _{VDDIN} < 3.6V				
Offset Error		-32	±8	32	LSB
Gain Error		-32	±2	32	LSB

Note: DAC Clock (fDAC) = 5 MHz, f_S = 200kHz, IBCTL = 01.



Table 44-57. Dynamic Performance Characteristics

Parameter	Conditions	Min	Тур	Max	Units
	2.4V < V _{VDDIN} < 2.7V	50	62	70	
Signal to Noise Ratio - SNR					dB
	2.7V < V _{VDDIN} < 3.6V	62	70	74	
	2.4V < V _{VDDIN} < 2.7V	-78	-64	-60	
Total Harmonic Distortion - THD					dB
	2.7V < V _{VDDIN} < 3.6V	-80	-74	-72	
	2.4V < V _{VDDIN} < 2.7V	50	60	70	
Signal to Noise and Distortion - SINAD					dB
	2.7V < V _{VDDIN} < 3.6V	62	68	73	
	2.4V < V _{VDDIN} < 2.7V	8	10	12	
Effective Number of Bits - ENOB					bits
	2.7V < V _{VDDIN} < 3.6V	10	11	12	

Note: DAC Clock (fDAC) = 50 MHz, f_S = 2 MHz, f_{IN} = 241 kHz, IBCTL = 01, FFT using 1024 points or more, Frequency band = [10 kHz,1MHz] – Nyquist conditions fulfilled.

Table 44-58. Analog Outputs

Parameter	Conditions	Min	Тур	Max	Units
Voltage Range		(1/6) x V _{ADVREF}	_	(5/6) x V _{ADVREF}	V
	Channel output current versus slew rate (IBCTL for DAC0 or DAC1, noted IBCTLCHx)				
Slew Rate	R_{LOAD} = 10 k Ω , 0 pF < C_{LOAD} < 50 pF IBCTLCHx = 00 IBCTLCHx = 01 IBCTLCHx = 10 IBCTLCHx = 11	_	2.7 5.3 8 10.7	_	V/µs
Output Channel Current Consumption	No resistive load IBCTLCHx = 00 IBCTLCHx = 01 IBCTLCHx = 10 IBCTLCHx = 11	_	0.23 0.45 0.67 0.89	_	mA
Settling Time	R_{LOAD} = 10 k Ω , 0 pF < C_{LOAD} < 50 pF	_	_	0.5	μs
R _{LOAD}	Output load resistor	10			κΩ
C _{LOAD}	Output load capacitor	_	30	50	pF



44.10 Analog Comparator Characteristics

Table 44-59. Analog Comparator Characteristics

Parameter	Conditions	Min	Тур	Max	Units
Voltage Range	Voltage Range Analog comparator is supplied by VDDIN		3.3	3.6	V
Input Voltage Range		GND + 0.2		VDDIN - 0.2	V
Input Offset Voltage		_	_	20	mV
	On VDDIN				
Current Consumption	Low-Power Option (ISEL = 0)	_	_	25	μΑ
	High-Speed Option (ISEL = 1)			170	
Llustoropio	HYST = 0x01 or 0x10		15	50	m\/
Hysteresis	HYST = 0x11	_	30	90	mV
	Given for overdrive > 100 mV				
Settling Time	Low-power option	_	_	1	μs
	High-speed option			0.1	

44.11 Temperature Sensor

The temperature sensor is connected to channel 15 of the ADC.

The temperature sensor provides an output voltage (V_T) that is proportional to absolute temperature (PTAT). The V_T output voltage linearly varies with a temperature slope $dV_T/dT = 4.7 \text{ mV/}^{\circ}\text{C}$.

The V_T voltage equals 1.44V at 27°C, with a ±60 mV accuracy. The V_T slope versus temperature $dV_T/dT = 4.7$ mV/°C only shows a ±7% slight variation over process, mismatch and supply voltage.

The user needs to calibrate it (offset calibration) at ambient temperature in order to get rid of the V_T spread at ambient temperature (±15%).

Table 44-60. Temperature Sensor Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Units
V _T	Output Voltage	T° = 27° C ⁽¹⁾		1.44	_	V
ΔV_T	Output Voltage Accuracy	T° = 27° C ⁽¹⁾	-60	_	+60	mV
dV _T /dT	Temperature Sensitivity (Slope Voltage versus Temperature	(1)	_	4.7	_	mV/°C
	Slope Accuracy	Over temperature range [-40°C / +105°C] ⁽¹⁾	-7	_	+7	%
	Tomporatura Assuracy (2)	After offset calibration over temperature range [-40°C / +105°C]	-6	_	+6	°C
	Temperature Accuracy ⁽²⁾	After offset calibration over temperature range [0°C / +80°C]	-5	_	+5	°C
t _{START-UP}	Startup Time	After TSON = 1 (1)	_	5	10	μs
I _{VDDCORE}	Current Consumption	(1)	50	70	80	μA

Note: 1. The value of TS only (the value does not take into account the ADC offset/gain/errors)

2. The temperature accuracy takes into account the ADC offset error and gain error in single-ended mode with Gain=1.

44.12 AC Characteristics

44.12.1 Master Clock Characteristics

Table 44-61. Master Clock Waveform Parameters

Symbol	Parameter	Conditions	Min	Max	Units
1/(t _{CPMCK})	Master Clock Frequency	VDDCORE @ 1.20V	_	120	MHz
1/(t _{CPMCK})	Master Clock Frequency	VDDCORE @ 1.08V	_	100	MHz

44.12.2 I/O Characteristics

Criteria used to define the maximum frequency of the I/Os:

- Output duty cycle (40%-60%)
- Minimum output swing: 100 mV to VDDIO 100 mV
- Minimum output swing: 100 mV to VDDIO 100 mV
- Addition of rising and falling time inferior to 75% of the period

Table 44-62. I/O Characteristics

Symbol	Parameter		Conditions	Min	Max	Units
From Move	Die Crous 4 (1) Mayinguna Outrut Fragues au	10 pF	V _{DDIO} = 1.62V	_	70	NAL 1-
FreqMax1	Pin Group 1 (1) Maximum Output Frequency	30 pF	V _{DDIO} = 1.62V	_	45	MHz
DulcominH	Pin Group 1 (1) High Level Pulse Width	10 pF	V _{DDIO} = 1.62V	_	_	200
PulseminH ₁	Pili Gloup 1 1 High Level Pulse Width	30 pF	V _{DDIO} = 1.62V	11	_	ns
PulseminL ₁	Pin Group 1 (1) Low Level Pulse Width	10 pF	V _{DDIO} = 1.62V	7.2	_	no
ruiseiliiliL ₁	Fill Gloup 1 1 Low Level Fulse Width	30 pF	V _{DDIO} = 1.62V	11	_	ns
FreqMax2	Pin Group 2 ⁽²⁾ Maximum Output Frequency	10 pF	V _{DDIO} = 1.62V	_	46	MHz
rieqiviaxz	Fin Group 2 Maximum Output Frequency	25 pF	V _{DDIO} = 1.62V	_	23	IVII IZ
PulseminH ₂	Pin Group 2 (2) High Level Pulse Width	10 pF	V _{DDIO} = 1.62V	11	_	ns
ruiseiiiiii i ₂	Fill Gloup 2 Vilight Level Fulse Width	25 pF	V _{DDIO} = 1.62V	21.8	_	115
PulseminL ₂	Pin Group 2 (2) Low Level Pulse Width	10 pF	V _{DDIO} = 1.62V	11	_	ne
ruiseiiiiiL ₂	Fill Gloup 2 1 Low Level Fulse Width	25 pF	V _{DDIO} = 1.62V	21.8	_	ns
FregMax3	Pin Group3 ⁽³⁾ Maximum Output Frequency	10 pF	V _{DDIO} = 1.62V	_	70	MHz
rieqiviaxo	Fin Groups Maximum Output Frequency	25 pF	V _{DDIO} = 1.62V	_	35	IVITIZ
PulseminH ₃	Pin Group 3 (3) High Level Pulse Width	10 pF	V _{DDIO} = 1.62V	7.2	_	ns
ruiseiiiiii i ₃	Fill Gloup 3 - Flight Level Fulse Width	25 pF	V _{DDIO} = 1.62V	14.2	_	115
PulseminL ₃	Pin Group 3 (3) Low Level Pulse Width	10 pF	V _{DDIO} = 1.62V	7.2	_	ns
ruiseiiiiiL ₃	Fill Gloup 3 > Low Level Fulse Width	25 pF	V _{DDIO} = 1.62V	14.2	_	115
FreqMax4	Pin Group 4 ⁽⁴⁾ Maximum Output Frequency	10 pF	V _{DDIO} = 1.62V	_	58	MHz
r i eqiviax4	Fin Group 4 Milaximum Output Prequency	25 pF	V _{DDIO} = 1.62V	_	29	IVII IZ
PulseminH₄	Pin Group 4 ⁽⁴⁾ High Level Pulse Width	10 pF	V _{DDIO} = 1.62V	8.6	_	ns
ruiseiiiiii i ₄	Fill Gloup 4 Thigh Level Fulse Width	25 pF	V _{DDIO} = 1.62V	17.2	_	115
PulseminL₄	Pin Group 4 ⁽⁴⁾ Low Level Pulse Width	10 pF	V _{DDIO} = 1.62V	8.6		ns
i uiscilliilL ₄	Tim Group 4 * Low Level Fulse vyidin	25 pF	V _{DDIO} = 1.62V	17.2	_	115
FreqMax5	Pin Group 5 ⁽⁵⁾ Maximum Output Frequency	25 pF	V _{DDIO} = 1.62V	_	25	MHz

Notes: 1. Pin Group 1 = PA14, PA29

- 2. Pin Group 2 = PA[4-11], PA[15-25], PA[30-31], PB[0-9], PB[12-14], PC[0-31]
- 3. Pin Group 3 = PA[12–13], PA[26–28], PA[30–31]



- 4. Pin Group 4 = PA[0-3]
- 5. Pin Group 5 = PB[10-11]

44.12.3 SPI Characteristics

Figure 44-18. SPI Master Mode with (CPOL = NCPHA = 0) or (CPOL = NCPHA = 1)




Figure 44-19. SPI Master Mode with (CPOL = 0 and NCPHA = 1) or (CPOL = 1 and NCPHA = 0)




Figure 44-20. SPI Slave Mode with (CPOL= 0 and NCPHA = 1) or (CPOL = 1 and NCPHA = 0)





Figure 44-21. SPI Slave Mode with (CPOL = NCPHA = 0) or (CPOL = NCPHA = 1)



44.12.3.1Maximum SPI Frequency

The following formulas give maximum SPI frequency in master read and write modes and in slave read and write modes.

Master Write Mode

The SPI is only sending data to a slave device such as an LCD, for example. The limit is given by SPI_2 (or SPI_5) timing. Since it gives a maximum frequency above the maximum pad speed (see Section 44.12.2 "I/O Characteristics"), the max SPI frequency is the one from the pad.

Master Read Mode

$$f_{SPCK}Max = \frac{1}{SPI_0(orSPI_3) + t_{valid}}$$

 t_{valid} is the slave time response to output data after detecting an SPCK edge. For Atmel SPI DataFlash (AT45DB642D), T_{valid} (or T_v) is 12 ns Max.

In the formula above, $f_{SPCK}Max = 33.0 \text{ MHz} @ VDDIO = 3.3V$.

Slave Read Mode

In slave mode, SPCK is the input clock for the SPI. The max SPCK frequency is given by setup and hold timings SPI_7/SPI_8 (or SPI_{10}/SPI_{11}). Since this gives a frequency well above the pad limit, the limit in slave read mode is given by SPCK pad.

Slave Write Mode

$$f_{SPCK}Max = \frac{1}{2x(SPI_{6max}(orSPI_{9max}) + t_{setup})}$$

For 3.3V I/O domain and SPI6, $f_{SPCK}Max = 25$ MHz. t_{setup} is the setup time from the master before sampling data.



44.12.3.2SPI Timings

Table 44-63. SPI Timings

Symbol	Parameter	Conditions	Min	Max	Units
SPI ₀	MISO Setup Time before SPCK Rises (Master)	3.3V domain ⁽¹⁾	11.3	_	ns
3PI ₀	MISO Setup Time before SPCK Rises (Master)	1.8V domain ⁽²⁾	13.3	_	ns
CDI	MICO Hold Time offer CDOK Diego (Moster)	3.3V domain ⁽¹⁾	0	_	ns
SPI ₁	MISO Hold Time after SPCK Rises (Master)	1.8V domain ⁽²⁾	0	_	ns
CDI	SDCK Dising to MOSI Delay (Master)	3.3V domain ⁽¹⁾	-2.0	1.9	ns
SPI ₂	SPCK Rising to MOSI Delay (Master)	1.8V domain ⁽²⁾	-1.9	1.0	ns
SPI ₃	MISO Setup Time before SPCK Falls (Master)	3.3V domain ⁽¹⁾	16.2	_	ns
3F13	MISO Setup Time before SPCK Falls (Master)	1.8V domain ⁽²⁾	21.6	_	ns
CDI	MISO Hold Time ofter SDOK Follo (Moster)	3.3V domain ⁽¹⁾	0	_	ns
SPI ₄	MISO Hold Time after SPCK Falls (Master)	1.8V domain ⁽²⁾	0	_	ns
SPI ₅	SPCK Falling to MOSI Delay (Master)	3.3V domain ⁽¹⁾	-7	-3.6	ns
3F15	SPOR Falling to MOSI Delay (Master)	1.8V domain ⁽²⁾	-6.7	-4.2	ns
SPI ₆	SPCK Falling to MISO Delay (Slave)	3.3V domain ⁽¹⁾	3.4	11.1	ns
3F16	SPOR Falling to Iviloo Delay (Slave)	1.8V domain ⁽²⁾	4.1	13.1	ns
SPI ₇	MOSI Setup Time before SPCK Rises (Slave)	3.3V domain ⁽¹⁾	0	_	ns
3F1 ₇	MOSI Setup Time before SPOR Rises (Slave)	1.8V domain ⁽²⁾	0	_	ns
SPI ₈	MOSI Hold Time after SPCK Rises (Slave)	3.3V domain ⁽¹⁾	1.3	_	ns
3F18	WOSI Floid Time after Short Rises (Slave)	1.8V domain ⁽²⁾	0.9	_	ns
SPI ₉	SPCK Rising to MISO Delay (Slave)	3.3V domain ⁽¹⁾	3.6	11.5	ns
SF1g	SPOR Rising to Miso Delay (Slave)	1.8V domain ⁽²⁾	4.1	12.9	ns
SPI ₁₀	MOSI Setup Time before SPCK Falls (Slave)	3.3V domain ⁽¹⁾	0	_	ns
3F1 ₁₀	MOSI Setup Time before SPOR Pails (Slave)	1.8V domain ⁽²⁾	0	_	ns
SPI ₁₁	MOSI Hold Time after SPCK Falls (Slave)	3.3V domain ⁽¹⁾	0.8	_	ns
OI 1 ₁₁	WOOT Floid Time after St Ort Fails (Slave)	1.8V domain ⁽²⁾	0.9	_	ns
SPI ₁₂	NPCS Setup to SPCK Rising (Slave)	3.3V domain ⁽¹⁾	3.3	_	ns
3F1 ₁₂	NFCS Setup to SFCK Rising (Slave)	1.8V domain ⁽²⁾	3.5	_	ns
SPI ₁₃	NPCS Hold after SPCK Falling (Slave)	3.3V domain ⁽¹⁾	0	_	ns
Ji 1 ₁₃	141 CO HOID AILER OF CIX Failing (Glave)	1.8V domain ⁽²⁾	0	_	ns
SPI ₁₄	NPCS Setup to SPCK Falling (Slave)	3.3V domain ⁽¹⁾	4	_	ns
OI 1 ₁₄	141 00 Detap to of Cit Falling (Slave)	1.8V domain ⁽²⁾	3.6	_	ns
SPI ₁₅	NPCS Hold after SPCK Falling (Slave)	3.3V domain ⁽¹⁾	0	_	ns
3F1 ₁₅	NECO HOIL AILER OF CIN FAIIING (SIAVE)	1.8V domain ⁽²⁾	0	_	ns

Notes: 1. 3.3V domain: V_{VDDIO} from 2.85V to 3.6V, maximum external capacitor = 40 pF.

Note that in SPI Master Mode the SAM4S does not sample the data (MISO) on the opposite edge where data clocks out (MOSI) but the same edge is used. This is shown in Figure 44-18 and Figure 44-19.

44.12.4 HSMCI Timings

The High-speed MultiMedia Card Interface (HSMCI) supports the MultiMedia Card (MMC) Specification V4.3, the SD Memory Card Specification V2.0, the SDIO V2.0 specification and CE-ATA V1.1.



^{2. 1.8}V domain: V_{VDDIO} from 1.65V to 1.95V, maximum external capacitor = 20 pF.

44.12.5 SSC Timings

Timings are given in the following domain:

- 1.8V domain: VDDIO from 1.65V to 1.95V, maximum external capacitor = 20 pF
- 3.3V domain: VDDIO from 2.85V to 3.6V, maximum external capacitor = 30 pF

Figure 44-22. SSC Transmitter, TK and TF as Output




Figure 44-23. SSC Transmitter, TK as Input and TF as Output




Figure 44-24. SSC Transmitter, TK as Output and TF as Input






Figure 44-25. SSC Transmitter, TK and TF as Input




Figure 44-26. SSC Receiver RK and RF as Input




Figure 44-27. SSC Receiver, RK as Input and RF as Output




Figure 44-28. SSC Receiver, RK and RF as Output




Figure 44-29. SSC Receiver, RK as Output and RF as Input




Table 44-64. SSC Timings

Symbol	Parameter	Condition	Min	Max	Units
		Transmitter			
000	TV Edge to TE/TD /TV Output TE Output	1.8V domain ⁽³⁾	-3	5.4	
SSC ₀	TK Edge to TF/TD (TK Output, TF Output)	3.3V domain ⁽⁴⁾	-2.6	5.0	ns
222	TK Edge to TE/TD (TK Input TE Output)	1.8V domain ⁽³⁾	4.5	19.6	20
SSC ₁	TK Edge to TF/TD (TK Input, TF Output)	3.3V domain ⁽⁴⁾	3.8	13.3	ns
000	TE Cature Times hafers TV Edge /TV Outrout)	1.8V domain ⁽³⁾	18.9		
SSC ₂	TF Setup Time before TK Edge (TK Output)	3.3V domain ⁽⁴⁾	12.0	_	ns
000	TELLILIT OF THE LOCATION	1.8V domain ⁽³⁾	0		
SSC ₃	TF Hold Time after TK Edge (TK Output)	3.3V domain ⁽⁴⁾	0	_	ns
ccc (1)	TV Edge to TE/TD (TV Output TE legut)	1.8V domain ⁽³⁾	2.6(+2*t _{CPMCK)} (1)(4)	5.4(+2*t _{CPMCK)} (1)(4)	
SSC ₄ ⁽¹⁾	TK Edge to TF/TD (TK Output, TF Input)	3.3V domain ⁽⁴⁾	2.3(+2*t _{CPMCK)} (1)(4)	5.0(+2*t _{CPMCK)} (1)(4)	ns
000	TE Cotus Time before TV Edge /TV Innut)	1.8V domain ⁽³⁾	0		
SSC ₅	TF Setup Time before TK Edge (TK Input)	3.3V domain ⁽⁴⁾	0	_	ns
000	TE Hald Time of the TIV adva (TIV leave)	1.8V domain ⁽³⁾			
SSC ₆	TF Hold Time after TK edge (TK Input)	3.3V domain ⁽⁴⁾	t _{CPMCK}	_	ns




Table 44-64. SSC Timings (Continued)

Symbol	Parameter	Condition	Min	Max	Units
SSC ₇ ⁽¹⁾	TV Edge to TE/TD /TV Input. TE Input)	1.8V domain ⁽³⁾	4.5(+3*t _{CPMCK)} (1)(4)	16.3(+3*t _{CPMCK)} (1)(4)	20
33C7 ⁽¹⁾	TK Edge to TF/TD (TK Input, TF Input)	3.3V domain ⁽⁴⁾	3.8(+3*t _{CPMCK)} (1)(4)	13.3(+3*t _{CPMCK)} (1)(4)	ns
		Receiver			
000	DE (DD Cature Time before DV Edge (DV Innut)	1.8V domain ⁽³⁾	0		
SSC ₈	RF/RD Setup Time before RK Edge (RK Input)	3.3V domain ⁽⁴⁾	0	_	ns
000		1.8V domain ⁽³⁾			
SSC ₉	RF/RD Hold Time after RK Edge (RK Input)	3.3V domain ⁽⁴⁾	t _{CPMCK}	_	ns
000	DV Educate DE (DV Issue)	1.8V domain ⁽³⁾	4.7	16.1	
SSC ₁₀	RK Edge to RF (RK Input)	3.3V domain ⁽⁴⁾	4	12.8	ns
000	DE/DD C. L. T. C. L. C. DK E. L. (DK C. L. I)	1.8V domain ⁽³⁾	15.8 - t _{CPMCK}		
SSC ₁₁	RF/RD Setup Time before RK Edge (RK Output)	3.3V domain ⁽⁴⁾	12.5- t _{CPMCK}	_	ns
000	DE (DD Hald Time of the DV Educ (DV Outrot)	1.8V domain ⁽³⁾	t _{CPMCK} - 4.3		
SSC ₁₂	RF/RD Hold Time after RK Edge (RK Output)	3.3V domain ⁽⁴⁾	t _{CPMCK} - 3.6	_	ns
000	DV Educate DE (DV Outroot)	1.8V domain ⁽³⁾	-3	4.3	
SSC ₁₃	RK Edge to RF (RK Output)	3.3V domain ⁽⁴⁾	-2.6	3.8	ns

Notes:

- 1. Timings SSC4 and SSC7 depend on the start condition. When STTDLY = 0 (Receive Start Delay) and START = 4, or 5 or 7(Receive Start Selection), two periods of the MCK must be added to timings.
- 2. For output signals (TF, TD, RF), Min and Max access times are defined. The Min access time is the time between the TK (or RK) edge and the signal change. The Max access time is the time between the TK edge and the signal stabilization. Figure 44-30 illustrates Min and Max accesses for SSC0. The same applies for SSC1, SSC4, and SSC7, SSC10 and SSC13.
- 3. 1.8V domain: V_{VDDIO} from 1.65V to 1.95V, maximum external capacitor = 20 pF.
- 4. 3.3V domain: V_{VDDIO} from 2.85V to 3.6V, maximum external capacitor = 30 pF.

Figure 44-30. Min and Max Access Time of Output Signals



44.12.6 SMC Timings

Timings are given in the following domain:

- 1.8V domain: VDDIO from 1.65V to 1.95V, maximum external capacitor = 30 pF
- 3.3V domain: VDDIO from 2.85V to 3.6V, maximum external capacitor = 50 pF.

Timings are given assuming a capacitance load on data, control and address pads:

In the following tables t_{CPMCK} is MCK period. Timing extraction

44.12.6.1Read Timings

Table 44-65. SMC Read Signals - NRD Controlled (READ_MODE = 1)

Symbol	Parameter	N	lin	M	ax	Units
	VDDIO Supply	1.8V ⁽²⁾	3.3V ⁽³⁾	1.8V ⁽²⁾	3.3V ⁽³⁾	
	1	NO HOLD Settings	(NRD Hold = 0)			
SMC ₁	Data Setup before NRD High	24.5	21.3	_	_	ns
SMC ₂	Data Hold after NRD High	0	0	_	_	ns
		HOLD Settings ((NRD Hold ≠ 0)			
SMC ₃	Data Setup before NRD High	19.5	14.0	_	_	ns
SMC ₄	Data Hold after NRD High	0	0	_	_	ns
	HOLD or NO	HOLD Settings (N	NRD Hold ≠ 0, NRI	D Hold = 0)		
SMC ₅	A0 - A22 Valid before NRD High	(NRD setup + NRD pulse) * t _{CPMCK} - 6.5	(NRD setup + NRD pulse)* t _{CPMCK} - 6.3	_	_	ns
SMC ₆	NCS Low before NRD High	(NRD setup + NRD pulse - NCS rd setup) * t _{CPMCK} - 4.5	(NRD setup + NRD pulse - NCS rd setup) * t _{CPMCK} - 5.1	_	_	ns
SMC ₇	NRD Pulse Width	NRD pulse * t _{CPMCK} - 7.2	NRD pulse * t _{CPMCK} - 6.2	_	_	ns



Table 44-66. SMC Read Signals - NCS Controlled (READ_MODE = 0)

Symbol	Parameter	N	<i>f</i> lin	М	ax	Units
	VDDIO Supply	1.8V ⁽²⁾	3.3V ⁽³⁾	1.8V ⁽²⁾	3.3V ⁽³⁾	
	N	O HOLD Settings (NO	S rd Hold = 0)			
SMC ₈	Data Setup before NCS High	20.7	18.4	_	_	ns
SMC ₉	Data Hold after NCS High	0	0	_	_	ns
		HOLD Settings (NCS	rd Hold ≠ 0)			.
SMC ₁₀	Data Setup before NCS High	16.8	14.5	_	_	ns
SMC ₁₁	Data Hold after NCS High	0	0	_	_	ns
	HOLD or NO H	OLD Settings (NCS r	d Hold ≠ 0, NCS rd Ho	ld = 0)	1	
SMC ₁₂	A0 - A22 Valid before NCS High	(NCS rd setup + NCS rd pulse)* t _{CPMCK} - 6.5	(NCS rd setup + NCS rd pulse)* t _{CPMCK} - 6.3	_	_	ns
SMC ₁₃	NRD Low before NCS High	(NCS rd setup + NCS rd pulse - NRD setup)* t _{CPMCK} - 5.6	(NCS rd setup + NCS rd pulse - NRD setup)* t _{CPMCK-5.4}	_	_	ns
SMC ₁₄	NCS Pulse Width	NCS rd pulse length * t _{CPMCK} -7.7	NCS rd pulse length * t _{CPMCK} - 6.7	_	_	ns

44.12.6.2Write Timings

Table 44-67. SMC Write Signals - NWE Controlled (WRITE_MODE = 1)

		М	in	M	lax	
Symbol	Parameter	1.8V ⁽²⁾	3.3V ⁽³⁾	1.8V ⁽²⁾	3.3V ⁽³⁾	Units
	HOLD or NO	HOLD Settings (NW	E hold ≠ 0, NWE hol	d = 0)		
SMC ₁₅	Data Out Valid before NWE High	NWE pulse * t _{CPMCK} -6.9	NWE pulse * t _{CPMCK} - 3.3	_	_	ns
SMC ₁₆	NWE Pulse Width	NWE pulse * t _{CPMCK} - 7.3	NWE pulse * t _{CPMCK} - 6.3	_	_	ns
SMC ₁₇	A0 - A22 Valid before NWE Low	NWE setup * t _{PMCK} - 7.2	NWE setup * t _{CPMCK} - 7.0	_	_	ns
SMC ₁₈	NCS Low before NWE High	(NWE setup - NCS rd setup + NWE pulse) * t _{CPMCK} -4.1	(NWE setup - NCS rd setup + NWE pulse) * t _{CPMCK} - 3.1	_	_	ns
		HOLD Settings (NW	E hold ≠ 0)			
SMC ₁₉	NWE High to Data OUT, NBS0/A0 NBS1, NBS2/A1, NBS3, A2 - A25 Change	NWE hold * t _{CPMCK} -12.2	NWE hold * t _{CPMCK} - 6.9	_	_	ns
SMC ₂₀	NWE High to NCS Inactive ⁽¹⁾	(NWE hold - NCS wr hold)* t _{CPMCK} - 8.6	(NWE hold - NCS wr hold)* t _{CPMCK} - 5.0	_	_	ns
	1	NO HOLD Settings (N	WE hold = 0)			
SMC ₂₁	NWE High to Data OUT, NBS0/A0 NBS1, NBS2/A1, NBS3, A2 - A25, NCS change ⁽¹⁾	3.0	2.8	_	_	ns



Table 44-68. SMC Write Signals - NCS Controlled (WRITE_MODE = 0)

		•	•			
		M	lin	М	ax	
Symbol	Parameter	1.8V ⁽²⁾	3.3V ⁽³⁾	1.8V ⁽²⁾	3.3V ⁽³⁾	Units
SMC ₂₂	Data Out Valid before NCS High	NCS wr pulse * t _{CPMCK} - 6.3	NCS wr pulse * t _{CPMCK} - 6.2	_	_	ns
SMC ₂₃	NCS Pulse Width	NCS wr pulse * t _{CPMCK} - 7.7	NCS wr pulse * t _{CPMCK} - 6.7	_	_	ns
SMC ₂₄	A0 - A22 Valid before NCS Low	NCS wr setup * t _{CPMCK} - 6.5	NCS wr setup * t _{CPMCK} - 6.3	_	_	ns
SMC ₂₅	NWE Low before NCS High	(NCS wr setup - NWE setup + NCS pulse)* t _{CPMCK} - 5.1	(NCS wr setup - NWE setup + NCS pulse)* t _{CPMCK} - 4.9	_	_	ns
SMC ₂₆	NCS High to Data Out, A0 - A25, Change	NCS wr hold * t _{CPMCK} - 10.2	NCS wr hold * t _{CPMCK} - 8.4	_	_	ns
SMC ₂₇	NCS High to NWE Inactive	(NCS wr hold - NWE hold)* t _{CPMCK} - 2.1	(NCS wr hold - NWE hold)* t _{CPMCK} - 1.6	_	_	ns

Notes: 1. Hold length = total cycle duration - setup duration - pulse duration. "Hold length" is for "NCS wr hold length" or "NWE hold length".

- 2. 1.8V domain: VDDIO from 1.65 V to 1.95V, maximum external capacitor = 30pF
- 3. 3.3V domain: VDDIO from 2.85V to 3.6V, maximum external capacitor = 50pF

Figure 44-31. SMC Timings - NCS Controlled Read and Write





Figure 44-32. SMC Timings - NRD Controlled Read and NWE Controlled Write





44.12.7 USART in SPI Mode Timings

Timings are given in the following domain:

- 1.8V domain: VDDIO from 1.65V to 1.95V, maximum external capacitor = 20 pF
- 3.3V domain: VDDIO from 2.85V to 3.6V, maximum external capacitor = 40 pF

Figure 44-33. USART SPI Master Mode




Figure 44-34. USART SPI Slave Mode: (Mode 1 or 2)





Figure 44-35. USART SPI Slave Mode: (Mode 0 or 3)





44.12.7.1USART SPI TImings

Table 44-69. USART SPI Timings

Symbol	Parameter	Conditions	Min	Max	Units
		Master Mode			
SPI ₀	SCK Period	1.8V domain 3.3V domain	MCK/6	_	ns
SPI ₁	Input Data Setup Time	1.8V domain 3.3V domain	0.5 * MCK + 0.8 0.5 * MCK + 1.0	_	ns
SPI ₂	Input Data Hold Time	1.8V domain 3.3V domain	1.5 * MCK + 0.3 1.5 * MCK + 0.1	_	ns
SPI ₃	Chip Select Active to Serial Clock	1.8V domain 3.3V domain	1.5 * SPCK - 1.5 1.5 * SPCK - 2.1	_	ns
SPI ₄	Output Data Setup Time	1.8V domain 3.3V domain	- 7.9 - 7.2	9.9 10.7	ns
SPI ₅	Serial Clock to Chip Select Inactive	1.8V domain 3.3V domain	1 * SPCK - 7.7 1 * SPCK - 11.8	_	ns
		Slave Mode			
SPI ₆	SCK Falling to MISO	1.8V domain 3.3V domain	4.7 4	17.3 15.2	ns
SPI ₇	MOSI Setup Time before SCK Rises	1.8V domain 3.3V domain	2 * MCK + 0.7 2 * MCK	_	ns
SPI ₈	MOSI Hold Time after SCK Rises	1.8V domain 3.3V domain	0 0.1	_	ns
SPI ₉	SCK Rising to MISO	1.8V domain 3.3V domain	4.7 4.1	20.1 15.5	ns
SPI ₁₀	MOSI Setup Time before SCK Falls	1.8V domain 3.3V domain	2 * MCK + 0.7 2 * MCK + 0.6	_	ns
SPI ₁₁	MOSI Hold Time after SCK Falls	1.8V domain 3.3V domain	0.2 0.1	_	ns
SPI ₁₂	NPCS0 Setup to SCK Rising	1.8V domain 3.3V domain	2.5 * MCK + 0.5 2.5 * MCK	_	ns
SPI ₁₃	NPCS0 Hold after SCK Falling	1.8V domain 3.3V domain	1.5 * MCK + 0.2 1.5 * MCK	_	ns
SPI ₁₄	NPCS0 Setup to SCK Falling	1.8V domain 3.3V domain	2.5 * MCK + 0.5 2.5 * MCK + 0.3	_	ns
SPI ₁₅	NPCS0 Hold after SCK Rising	1.8V domain 3.3V domain	1.5 * MCK 1.5 * MCK	_	ns

Notes: 1. 1.8V domain: VDDIO from 1.65V to 1.95V, maximum external capacitor = 20 pF

2. 3.3V domain: VDDIO from 2.85V to 3.6V, maximum external capacitor = 40 pF



44.12.8 Two-wire Serial Interface Characteristics

Table 44-70 describes the requirements for devices connected to the Two-wire serial bus. For timing symbols refer to Figure 44-36.

Table 44-70. Two-wire Serial Bus Requirements

Symbol	Parameter	Condition	Min	Max	Units
V _{IL}	Input Low-voltage		-0.3	0.3 V _{VDDIO}	V
V _{IH}	Input High-voltage		0.7 x V _{VDDIO}	V _{CC} + 0.3	V
V _{HYS}	Hysteresis of Schmitt Trigger Inputs		0.150	_	V
V _{OL}	Output Low-voltage	3 mA sink current	-	0.4	V
t _R	Rise Time for both TWD and TWCK		$20 + 0.1C_b^{(1)(2)}$	300	ns
t _{OF}	Output Fall Time from V _{IHmin} to V _{ILmax}	10 pF < C _b < 400 pF Figure 44-36	20 + 0.1C _b ⁽¹⁾⁽²⁾	250	ns
C _i ⁽¹⁾	Capacitance for each I/O Pin		_	10	pF
f _{TWCK}	TWCK Clock Frequency		0	400	kHz
D	Value of Bullium Basistan	f _{TWCK} ≤ 100 kHz	$\frac{V_{VDDIO} - 0.4V}{3\text{mA}}$	$\frac{1000\mathrm{ns}}{C_b}$	Ω
Rp Value of Pull-up Resistor	f _{TWCK} > 100 kHz	$\frac{V_{VDDIO} - 0.4V}{3\text{mA}}$	$\frac{300\text{ns}}{C_b}$	Ω	
	Law Baria dafaha TWOK Olash	f _{TWCK} ≤ 100 kHz	(3)	_	μs
t_{LOW}	Low Period of the TWCK Clock	f _{TWCK} > 100 kHz	(3)	_	μs
	High Period of the TWCK Clock	f _{TWCK} ≤ 100 kHz	(4)	_	μs
t _{HIGH}	High Period of the TWCK Clock	f _{TWCK} > 100 kHz	(4)	_	μs
	Hold Time (repeated) START Condition	f _{TWCK} ≤ 100 kHz	t _{HIGH}	_	μs
t _{HD;STA}	Hold Time (repeated) START Condition	f _{TWCK} > 100 kHz	t _{HIGH}	_	μs
4	Set up Time for a Deposted STADT Condition	f _{TWCK} ≤ 100 kHz	t _{HIGH}	_	μs
t _{SU;STA}	Set-up Time for a Repeated START Condition	f _{TWCK} > 100 kHz	t _{HIGH}	_	μs
4	Data Hold Time	f _{TWCK} ≤ 100 kHz	0	3 × t _{CP_MCK} ⁽⁵⁾	μs
t _{HD;DAT}	Data Hold Time	f _{TWCK} > 100 kHz	0	3 × t _{CP_MCK} ⁽⁵⁾	μs
4	Data Satus Timo	f _{TWCK} ≤ 100 kHz	t_{LOW} 3 × t_{CP_MCK} (5)	_	ns
t _{SU;DAT} D	Data Setup Time	f _{TWCK} > 100 kHz	t_{LOW} 3 × t_{CP_MCK} (5)	_	ns
t	Setup Time for STOP Condition	$f_{TWCK} \leq 100 \text{ kHz}$	t _{HIGH}		μs
t _{su;sto}		f _{TWCK} > 100 kHz	t _{HIGH}	_	μs
+	Hold Time (Repeated) START Condition	$f_{TWCK} \leq 100 \text{ kHz}$	t _{HIGH}		μs
t _{HD;STA}	Hold Tille (Nepealed) START Collultion	f _{TWCK} > 100 kHz	t _{HIGH}	_	μs
+	Bus Free Time between a STOP and START	f _{TWCK} ≤ 100 kHz	t _{LOW}		μs
t _{BUF}	Condition	f _{TWCK} > 100 kHz	t _{LOW}	_	μs


Notes:

- 1. Required only for f_{TWCK} > 100 kHz.
- 2. C_B = capacitance of one bus line in pF. Per I2C Standard, C_b Max = 400 pF
- 3. The TWCK low period is defined as follows: $t_{low} = ((\text{CLDIV} \times 2^{\text{CKDIV}}) + 4) \times t_{MCK}$



- 4. The TWCK high period is defined as follows: $t_{high} = ((\text{CHDIV} \times 2^{\text{CKDIV}}) + 4) \times t_{MCK}$
- 5. t_{CP_MCK} = MCK bus period.

Figure 44-36. Two-wire Serial Bus Timing



44.12.9 Embedded Flash Characteristics

The maximum operating frequency given in Table 44-71 is limited by the embedded Flash access time when the processor is fetching code out of it. Table 44-71 gives the device maximum operating frequency depending on the field FWS of the MC_FMR register. This field defines the number of wait states required to access the embedded Flash memory.

The embedded Flash is fully tested during production test. The Flash contents are not set to a known state prior to shipment. Therefore, the Flash contents should be erased prior to programming an application.

Table 44-71. Embedded Flash Wait State SAM4S2/S4/S16/S8/SD32/SD16/SA16

		Maximum Operating Frequency (MHz) at 105°C			
FWS	Read Operations	VDDCORE Set at 1.08V and VDDIO 1.62V to 3.6V	VDDCORE Set at 1.08V and VDDIO 2.7V to 3.6V	VDDCORE Set at 1.2V and VDDIO 1.62V to 3.6V	VDDCORE Set at 1.2V and VDDIO 2.7V to 3.6V
0	1 cycle	16	20	17	21
1	2 cycles	33	40	34	42
2	3 cycles	50	60	52	63
3	4 cycles	67	80	69	84
4	5 cycles	84	100	87	105
5	6 cycles	100	_	104	120

Table 44-72. AC Flash Characteristics⁽¹⁾

Parameter	Conditions	Min	Тур	Max	Units
	Erase Page Mode	_	10	50	ms
Program Cycle Time	Erase Block Mode (by 4 Kbytes)	_	50	200	ms
	Erase Sector Mode	_	400	950	ms
Erase Pin Assertion Time	Erase pin high	220	_	_	ms
Full Chip Erase	1 Mbyte 512 Kbytes 256 Kbytes 128 Kbytes	_	9 5.5 3 2	18 11 6 4	s
Data Retention	Not powered or powered	_	20	_	years
	1 word changed in the page	_	_	75	μs
	2 words changed in the page	_	_	120	μs
Dogo Drogram Time(2)	4 words changed in the page	_	_	210	μs
Page Program Time ⁽²⁾	16 words changed in the page	_	_	740	μs
	32 words changed in the page	_	_	1.45	ms
	Full page	_	_	3	ms
Endurance	Write/Erase cycles per page, block or sector @ 85°C	10k	_	_	cycles


Notes: 1. Only the read operation is characterized between -40°C and +105°C. Other operations are characterized between -40°C and +85°C.

2. All bits in the word(s) are set to 0.



45. **Mechanical Characteristics**

Figure 45-1. 100-lead LQFP Package Mechanical Drawing



Note: 1. This drawing is for general information only. Refer to JEDEC Drawing MS-026 for additional information.

Table 45-1. **Device and LQFP Package Maximum Weight**

|--|

Table 45-2. **Package Reference**

JEDEC Drawing Reference	MS-026
JESD97 Classification	e3

Table 45-3. **LQFP Package Characteristics**

-	
Moisture Sensitivity Level	3

This package respects the recommendations of the NEMI User Group.



Figure 45-2. 100-ball TFBGA Package Drawing




Table 45-4. TFBGA Package Reference - Soldering Information (Substrate Level)

Ball Land	Diameter 450 μm
Soldering Mask Opening	350 μm

Table 45-5. Device and 100-ball TFBGA Package Maximum Weight

SAM4S	141	mg
-------	-----	----

Table 45-6. 100-ball TFBGA Package Characteristics

Moisture Sensitivity Level	3

100-ball TFBGA Package Reference

JEDEC Drawing Reference	MO-275-DDAC-1	
JESD97 Classification	e8	

This package respects the recommendations of the NEMI User Group.



Figure 45-3. 100-ball VFBGA Package Drawing




Table 45-7. VFBGA Package Dimensions

		Symbol	Common Dimensions (mm)
Package:			VFBGA
Dody Circu	Х	E	7.000 ± 0.100
Body Size:	Y	D	7.000 ± 0.100
Ball Pitch:	Х	еE	0.650
Ball Pilch.	Y	eD	0.650
Total Thickness:		Α	1.000 max
Mold Thickness:	М	0.450 ref.	
Substrate Thickness:		S	0.210 ref.
Ball Diameter:			0.300

Table 45-7. VFBGA Package Dimensions (Continued)

		Symbol	Common Dimensions (mm)
Stand Off:		A1	0.160 ~ 0.260
Ball Width:		b	0.270 ~ 0.370
Package Edge Tolerance:		aaa	0.100
Mold Flatness:		bbb	0.100
Coplanarity:		ddd	0.080
Ball Offset (Package):		eee	0.150
Ball Offset (Ball):		fff	0.080
Ball Count:		n	100
Edge Bell Center to Center	Х	E1	5.850
Edge Ball Center to Center:	Y	D1	5.850
Corner Bell Center to Beakers Edge:	Х	I	0.575
Corner Ball Center to Package Edge:	Υ	J	0.575

Table 45-8. VFBGA Package Reference - Soldering Information (Substrate Level)

Ball Land	Diameter 0.27 mm
Soldering Mask Opening	275 μm

Table 45-9. Device and 100-ball VFBGA Package Maximum Weight

SAM4S	75	mg
-------	----	----

Table 45-10. 100-ball VFBGA Package Characteristics

Moisture Sensitivity Level	3

Table 45-11. 100-ball VFBGA Package Reference

JEDEC Drawing Reference	MO-275-BBE-1
JESD97 Classification	e8

This package respects the recommendations of the NEMI User Group.



Figure 45-4. 64-lead LQFP Package Drawing




Table 45-12. 64-lead LQFP Package Dimensions (in mm)

		Millimeter			Inch	
Symbol	Min	Nom	Max	Min	Nom	Max
Α	_	_	1.60	_	_	0.063
A1	0.05	_	0.15	0.002	_	0.006
A2	1.35	1.40	1.45	0.053	0.055	0.057
D		12.00 BSC			0.472 BSC	
D1		10.00 BSC			0.383 BSC	
Е		12.00 BSC			0.472 BSC	
E1		10.00 BSC			0.383 BSC	
R2	0.08	_	0.20	0.003	_	0.008
R1	0.08	_	_	0.003	_	_
q	0°	3.5°	7°	0°	3.5°	7°
θ_1	0°	_	_	0°	_	_
θ_2	11°	12°	13°	11°	12°	13°
θ_3	11°	12°	13°	11°	12°	13°
С	0.09	_	0.20	0.004	_	0.008
L	0.45	0.60	0.75	0.018	0.024	0.030
L1		1.00 REF			0.039 REF	
S	0.20	_	_	0.008	_	_
b	0.17	0.20	0.27	0.007	0.008	0.011
е		0.50 BSC.			0.020 BSC.	
D2		7.50			0.285	
E2		7.50			0.285	
		Tolerance	s of Form an	d Position		
aaa		0.20			0.008	
bbb		0.20			0.008	
ccc		0.08			0.003	
ddd		0.08			0.003	

Table 45-13. Device and LQFP Package Maximum Weight

SAM4S	750	mg

Table 45-14. LQFP Package Reference

JEDEC Drawing Reference	MS-026
JESD97 Classification	e3

Table 45-15. LQFP and QFN Package Characteristics

Moisture Sensitivity Level	3

This package respects the recommendations of the NEMI User Group.



Figure 45-5. 64-lead QFN Package Drawing




Table 45-16. Device and QFN Package Maximum Weight (Preliminary)

SAM4S	280	mg
-------	-----	----

Table 45-17. QFN Package Reference

JEDEC Drawing Reference	MO-220
JESD97 Classification	e3

Table 45-18. QFN Package Characteristics

——————————————————————————————————————	
Moisture Sensitivity Level	3
Wolstare defisitivity level	3

This package respects the recommendations of the NEMI User Group.

Figure 45-6. 64-ball WLCSP Package Mechanical Drawing




Table 45-19. 64-ball WLCSP Package Dimensions (in mm)

		Comr	non Dimer	nsions
	Symbol	MIN.	NOM.	MAX.
Total Thickness	Α	0.455	0.494	0.533
Stand Off	A1	0.17	-	0.23
Wafer Thickness	A2	0.	254 +/- 0.0	25
D = d + Oi = -	D	4.424 E	SC ⁽¹⁾ /3.32	3 BSC ⁽²⁾
Body Size	Е	3.420 E	SC ⁽¹⁾ /3.32	3 BSC ⁽²⁾
Ball Diameter (Size)			0.25	
Ball/Bump Width	b	0.23	0.26	0.29
Dall/Duma Ditah	eD		0.4	
Ball/Bump Pitch	eE		0.4	
Ball/Bump Count	n		64	

Notes: 1. For SAM4S16.

For SAM4S4.



Table 45-19. 64-ball WLCSP Package Dimensions (in mm)

		Common Dimensions		
	Symbol	MIN.	NOM.	MAX.
Edge Ball Center to Center	D1		2.8 BSC	
Edge Ball Center to Center	E1		2.8 BSC	
Package Edge Tolerance	aaa		0.03	
Coplanarity (Whole Wafer)	ccc		0.075	
Ball/Bump Offset (Package)	ddd		0.05	
Ball/Bump Offset (Ball)	eee		0.015	

Figure 45-7. UBM Pad Installation




Table 45-20. WLCSP Package Reference - Soldering Information (Substrate Level)

UBM Pad (Under Bump Metallurgy) (E)	200 μm
PBO2 Opening (j)	240 μm

Table 45-21. Device and 64-ball WLCSP Package Maximum Weight

SAM4S	TBD	mg

Table 45-22. 64-ball WLCSP Package Characteristics


Moisture Sensitivity Level 1


Table 45-23. 64-ball WLCSP Package Reference

JEDEC Drawing Reference	Not JEDEC
JESD97 Classification	e1

This package respects the recommendations of the NEMI User Group.

Figure 45-8. 48-lead LQFP Package Drawing





NOTES :

- DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION.
 ALLOWABLE PROTRUSION IS 0.25mm PER SIDE. D1 AND E1 ARE MAXIMUN PLASTIC BODY SIZE DIMENSIONS INCLUDING MOLD MISMATCH.
- DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION.
 ALLOWABLE DAMBAR PROTRUSION SHALL NOT CAUSE THE
 LEAD WIDTH TO EXCEED THE MAXIMUM b DIMENSION BY
 MORE THAN 0.08mm.
 - DAMBAR CAN NOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND AN ADJACENT LEAD IS 0.07mm FOR 0.4mm and 0.5mm PITCH PACKAGES.
- 3. ALL DIMENSION OF 44L WERE BASE ON THOSE OF 48L SINCE THEY ARE NOT MENTIONED IN JEDEC SPEC MS-026.

CONTROL DIMENSIONS ARE IN MILLIMETERS.

М	ILLIMET	ER	INCH		
MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
		1.60		_	0.063
0.05		0.15	0.002		0.006
1.35	1.40	1.45	0.053	0.055	0.057
9.	00 BS	C.	0.	354 BS	SC.
7.	.00 BS	BSC. 0.276 BSC.			SC.
9.00 BSC.			0.354 BSC.		
7.00 BSC.			0.276 BSC.		
0.08	_	0.20	0.003	_	0.008
0.08		_	0.003		_
0.	3.5 °	7°	0.	3.5°	7*
o			0,		
11*	12°	13°	11°	12 °	13°
11*	12°	13°	11*	12 °	13*
0.09		0.20	0.004		0.008
0.45	0.60	0.75	0.018	0.024	0.030
1.00 REF			0.	.039 R	EF
0.20			0.008		
	MIN	MIN. NOM.		MIN. NOM. MAX. MIN. — 1.60 — 0.05 — 0.15 0.002 1.35 1.40 1.45 0.053 9.00 BSC. 0. 0. 9.00 BSC. 0. 0. 0.08 — 0.20 0.003 0.08 — 0.00 0.003 0° 3.5° 7° 0° 0° — 0° 0° 11° 12° 13° 11° 11° 12° 13° 11° 0.09 — 0.20 0.004 0.45 0.60 0.75 0.018 1.00 REF 0. 0.	MIN. NOM. MAX. MIN. NOM. — — 1.60 — — 0.05 — 0.15 0.002 — 1.35 1.40 1.45 0.053 0.055 9.00 BSC. 0.276 BS 9.00 BSC. 0.354 BS 7.00 BSC. 0.276 BS 0.08 — 0.20 0.003 — 0.08 — 0.000 .— 0.08 — 0.003 — 0° 3.5° 7° 0° 3.5° 0° — 0° — 11° 12° 13° 11° 12° 11° 12° 13° 11° 12° 0.09 — 0.20 0.004 — 0.45 0.60 0.75 0.018 0.024 1.00 REF 0.039 R


Table 45-24. Device and 48-lead LQFP Package Maximum Weight


SAM4S	190		mg
Table 45-25.	48-lead LQFP Package Character	istics	
Moisture Ser	nsitivity Level	3	
Table 45-26.	48-lead LQFP Package Reference)	

JEDEC Drawing Reference	
JESD97 Classification	e3



Figure 45-9. 48-lead QFN Package Drawing






* CONTROLLING DIMENSION : MM

	11110		DIIVII	_,,,,,,		
SYMBOL	MILLIMETER			INCH		
	MIN. NOM. MAX.		MIN.	NOM.	MAX.	
Α			0.90			0.035
A1			0.050			0.002
A2		0.65	0.70		0.026	0.028
A3	0.20 REF.			C	.008	REF.
b	0.18	0.20	0.23	0.007	0.009	
D	7.00 bsc			0.276 bsc		
D2	5.45	5.60	5.75	0.215	0.220	0.226
Ε	7	.00 b	sc	0.276 bsc		
E2	5.45	5.60	5.75	0.215	0.220	0.226
L	0.35	0.40	0.45	0.014	0.016	0.018
е	C).50 bs	sc	0.020 bsc		
R	0.09			0.004		
TOL	TOLERANCES OF FORM			AND	POSITIO	NC
aaa	0.10			0.004		
bbb	0.10			0.004		
ccc	0.05				0.002	





NOTES:

- 1.ALL DIMENSIONS ARE IN MILLIMETERS.
- 2.DIE THICKNESS ALLOWABLE IS 0.305 mm MAXIMUM(.012 INCHES MAXIMUM)
- 3.DIMENSIONING & TOLERANCES CONFORM TO ASME Y14.5M. -1994.
- 4.THE PIN #1 IDENTIFIER MUST BE PLACED ON THE TOP SURFACE OF THE PACKAGE BY USING INDENTATION MARK OR OTHER FEATURE OF PACKAGE BODY.
- 5.EXACT SHAPE AND SIZE OF THIS FEATURE IS OPTIONAL.
- 6.PACKAGE WARPAGE MAX 0.08 mm.
- 7.APPLIED FOR EXPOSED PAD AND TERMINALS. EXCLUDE EMBEDDING PART OF EXPOSED PAD FROM MEASURING.
- 8.APPLIED ONLY TO TERMINALS.

Table 45-27. Device and 48-lead LQFP Package Maximum Weight

0.11110	1.10	
SAM4S	143	mg

Table 45-28. 48-lead LQFP Package Characteristics

Moisture Sensitivity Level	1	

Table 45-29. 48-lead LQFP Package Reference

JEDEC Drawing Reference	
JESD97 Classification	e3

45.1 Soldering Profile

Table 45-30 gives the recommended soldering profile from J-STD-020C.

Table 45-30. Soldering Profile

Profile Feature	Green Package
Average Ramp-up Rate (217°C to Peak)	3°C/sec. max.
Preheat Temperature 175°C ± 25°C	180 sec. max.
Temperature Maintained Above 217°C	60 sec. to 150 sec.
Time within 5°C of Actual Peak Temperature	20 sec. to 40 sec.
Peak Temperature Range	260°C
Ramp-down Rate	6°C/sec. max.
Time 25°C to Peak Temperature	8 min. max.

Note: The package is certified to be backward compatible with Pb/Sn soldering profile.

A maximum of three reflow passes is allowed per component.

45.2 Packaging Resources

Land Pattern Definition.

Refer to the following IPC Standards:

- IPC-7351A and IPC-782 (Generic Requirements for Surface Mount Design and Land Pattern Standards) http://landpatterns.ipc.org/default.asp
- Atmel Green and RoHS Policy and Package Material Declaration Data Sheet http://www.atmel.com/green/



46. Errata

46.1 Errata SAM4SD32/SD16/SA16/S16/S8 Rev. A Parts

The errata are applicable to the devices in Table 46-1.

Table 46-1. Device List for Errata Described in Section 46.1

Device Name	Chip ID
SAM4SD32C (Rev A)	0x29A7_0EE0
SAM4SD32B (Rev A)	0x2997_0EE0
SAM4SD16C (Rev A)	0x29A7_0CE0
SAM4SD16B (Rev A)	0x2997_0CE0
SAM4SA16C (Rev A)	0x28A7_0CE0
SAM4SA16B (Rev A)	0x2897_0CE0
SAM4S16C (Rev A)	0x28AC_0CE0
SAM4S16B (Rev A)	0x289C_0CE0
SAM4S8C (Rev A)	0x28AC_0AE0
SAM4S8B (Rev A)	0x289C_0AE0

46.1.1 Flash Controller

46.1.1.1 EFC: Flash Buffer not Cleared

The Write Buffer in the embedded Flash is not cleared after trying to write to a locked region. Therefore, the data that was previously loaded into the Write Buffer would remain in the buffer while the next page write command (e.g. WP) is being executed.

Problem Fix/Workaround

Do not do partial programming (Fill completely the Write Buffer). Note that this problem occurs only if the software tries to write into a locked region.

46.1.1.2 EFC: Code Loop Optimization Cannot Be Disabled

The EFC does not work after the buffer for loop optimization is disabled, in Flash Mode Register (EEFC_FMR) CLOE = 0.

Problem Fix/Workaround

The CLOE bit must be kept at 1.

46.1.1.3 EFC: Erase Sector Command cannot be performed if a sub-sector is locked (ONLY in Flash Sector0).

If one of sub-sector (Small Sector 0, Small Sector1 and LargerSector) is locked, the Erase Sector Command (ES) is not possible on non-locked sub-sectors.

Problem Fix/Workaround

All the lock bits of the sector0 must be cleared prior to issuing the ES command. After the ES command has been issued, the first sector lock bits must be reverted to the state before clearing them.



46.1.2 Flash

46.1.2.1 Flash: Incorrect Flash Read May Occur Depending on VDDIO Voltage and Flash Wait State

Flash read issues leading to wrong instruction fetch or incorrect data read may occur under the following operating conditions:

VDDIO < 2.4V and Flash wait state⁽¹⁾ \geq 1

If the core clock frequency does not require the use of the Flash wait state ⁽²⁾ (FWS = 0 in EEFC_FMR) or if only data reads are performed on the Flash (e.g., if the code is running out of SRAM), there are no constraints on VDDIO voltage. The usable voltage range for VDDIO is defined in Table 44-3 "DC Characteristics".

Notes: 1. Defined by the FWS field in EEFC_FMR register.

2. See Section 44.12.9 "Embedded Flash Characteristics" for the maximum core clock frequency at zero (0) wait state.

Problem Fix/Workaround

Two workarounds are available:

- 1. Reduce the device speed to decrease the number of wait states to 0.
- Copy the code from Flash to SRAM at 0 wait states and then run the code out of SRAM.

The issue will be corrected in the next device revision, Marketing Revision Level B (MRL B). Please contact your local Sales Representative for further details.

46.1.2.2 Flash: Read Error after a GPNVM or Lock Bit Writing

The sequence below leads to a bad read value.

Fail sequence is:

Read Flash @ address XXX

Programming Flash: Write GPNVM or Lock Bit instructions

Read Flash @ address XXX

Problem Fix/Workaround

A dummy read at another address needs to be included in the sequence.

Sequence is:

Read Flash @ address XXX

Programming Flash: Write GPNVM or Lock Bit instructions

Read Flash @ address YYY (dummy read)

Read Flash @ address XXX

46.1.3 Watchdog

46.1.3.1 Watchdog Not Stopped in Wait Mode

When the Watchdog is enabled and the bit WAITMODE = 1 is used to enter wait mode, the watchdog is not halted. If the time spent in Wait Mode is longer than the Watchdog time-out, the device will be reset if Watchdog reset is enabled.

Problem Fix/Workaround

When entering wait mode, the Wait For Event (WFE) instruction of the processor Cortex-M4 must be used with the SLEEPDEEP of the System Control Register (SCB_SCR) of the Cortex-M = 0.



46.1.4 Brownout Detector

46.1.4.1 Unpredictable Behavior if BOD is Disabled, VDDCORE is Lost and VDDIO is Connected

In active mode or in wait mode, if the Brownout Detector is disabled (SUPC_MR: BODDIS=1) and power is lost on VDDCORE while VDDIO is powered, the device might not be properly reset and may behave unpredictably.

Problem Fix/Workaround

When the Brownout Detector is disabled in active or in wait mode, VDDCORE always needs to be powered.



46.2 Errata SAM4S4/S2 Rev. A Parts

The errata are applicable to the devices in Table 46-2.

Table 46-2. Device List for Errata Described in Section 46.2

Device Name	Chip ID
SAM4S4C (Rev A)	0x28AB_09E0
SAM4S4B (Rev A)	0x289B_09E0
SAM4S4A (Rev A)	0x288B_09E0
SAM4S2C (Rev A)	0x28AB_07E0
SAM4S2B (Rev A)	0x289B_07E0
SAM4S2A (Rev A)	0x288B_07E0

46.2.1 Flash Controller

46.2.1.1 EFC: Erase Sector (ES) command cannot be performed if a subsector is locked (ONLY in Flash sector 0)

If one of the subsectors

- small sector 0
- small sector 1
- larger sector

is locked within the Flash sector 0, the erase sector (ES) command cannot be processed on non-locked subsectors. Refer to the Flash overview in the "Memories" section of the datasheet.

Problem Fix/Workaround

All the lock bits of the sector 0 must be cleared prior to issuing the ES command. After the ES command has been issued, the lock bits must be reverted to the state before clearing them.

46.2.2 Flash

46.2.2.1 Flash: Incorrect Flash Read May Occur Depending on VDDIO Voltage and Flash Wait State

Flash read issues leading to wrong instruction fetch or incorrect data read may occur under the following operating conditions:

VDDIO < 2.4V and Flash wait state⁽¹⁾ \geq 1

If the core clock frequency does not require the use of the Flash wait state ⁽²⁾ (FWS = 0 in EEFC_FMR) or if only data reads are performed on the Flash (e.g., if the code is running out of SRAM), there are no constraints on VDDIO voltage. The usable voltage range for VDDIO is defined in Table 44-3 "DC Characteristics".

Notes: 1. Defined by the FWS field in EEFC_FMR register.

See Section 44.12.9 "Embedded Flash Characteristics" for the maximum core clock frequency at zero (0) wait state.

Problem Fix/Workaround

Two workarounds are available:

- 1. Reduce the device speed to decrease the number of wait states to 0.
- 2. Copy the code from Flash to SRAM at 0 wait states and then run the code out of SRAM.

The issue will be corrected in the next device revision, Marketing Revision Level B (MRL B). Please contact your local Sales Representative for further details.



46.2.3 Brownout Detector

46.2.3.1 Unpredictable Behavior if BOD is Disabled, VDDCORE is Lost and VDDIO is Connected

In active mode or in wait mode, if the Brownout Detector is disabled (SUPC_MR: BODDIS=1) and power is lost on VDDCORE while VDDIO is powered, the device might not be properly reset and may behave unpredictably.

Problem Fix/Workaround

When the Brownout Detector is disabled in active or in wait mode, VDDCORE always needs to be powered.



47. Ordering Information

Devices in TFBGA, VFBGA, LQFP and QFN packages can be ordered in trays or in tape and reel. Devices in a WLCSP package are available in tape and reel only.

Table 47-1 provides ordering codes for tray packing. For tape and reel, append an 'R' to the tray ordering code; e.g. ATSAM4SD32CA-CUR.

Table 47-1. Ordering Codes for SAM4S Devices

Table 47-1. Ordering C		Flash	SRAM		Carrier	Package	Temperature
Ordering Code	MRL	(Kbytes)	(Kbytes)	Package	Туре	Type	Operating Range
ATSAM4SD32CA-CU	Α	2*1024	160	TFBGA100	Tray	Green	Industrial (-40°C to +85°C)
ATSAM4SD32CA-CFU	Α	2*1024	160	VFBGA100	Tray	Green	Industrial (-40°C to +85°C)
ATSAM4SD32CA-AU	Α	2*1024	160	LQFP100	Tray	Green	Industrial (-40°C to +85°C)
ATSAM4SD32CA-AN	Α	2*1024	160	LQFP100	Tray	Green	Industrial (-40°C to +105°C)
ATSAM4SD32BA-MU	Α	2*1024	160	QFN64	Tray	Green	Industrial (-40°C to +85°C)
ATSAM4SD32BA-AU	Α	2*1024	160	LQFP64	Tray	Green	Industrial (-40°C to +85°C)
ATSAM4SD32BA-AN	Α	2*1024	160	LQFP64	Tray	Green	Industrial (-40°C to +105°C)
ATSAM4SD16CA-CU	Α	2*512	160	TFBGA100	Tray	Green	Industrial (-40°C to +85°C)
ATSAM4SD16CA-CFU	Α	2*512	160	VFBGA100	Tray	Green	Industrial (-40°C to +85°C)
ATSAM4SD16CA-AU	Α	2*512	160	LQFP100	Tray	Green	Industrial (-40°C to +85°C)
ATSAM4SD16CA-AN	Α	2*512	160	LQFP100	Tray	Green	Industrial (-40°C to +105°C)
ATSAM4SD16BA-MU	Α	2*512	160	QFN64	Tray	Green	Industrial (-40°C to +85°C)
ATSAM4SD16BA-AU	Α	2*512	160	LQFP64	Tray	Green	Industrial (-40°C to +85°C)
ATSAM4SD16BA-AN	Α	2*512	160	LQFP64	Tray	Green	Industrial (-40°C to +105°C)
ATSAM4SA16CA-CU	Α	1024	160	TFBGA100	Tray	Green	Industrial (-40°C to +85°C)
ATSAM4SA16CA-CFU	Α	1024	160	VFBGA100	Tray	Green	Industrial (-40°C to +85°C)
ATSAM4SA16CA-AU	Α	1024	160	LQFP100	Tray	Green	Industrial (-40°C to +85°C)
ATSAM4SA16CA-AN	Α	1024	160	LQFP100	Tray	Green	Industrial (-40°C to +105°C)



Table 47-1. Ordering Codes for SAM4S Devices (Continued)

Ordering Code	MRL	Flash (Kbytes)	SRAM (Kbytes)	Package	Carrier Type	Package Type	Temperature Operating Range
ATSAM4SA16BA-MU	Α	1024	160	QFN64	Tray	Green	Industrial (-40°C to +85°C)
ATSAM4SA16BA-AU	Α	1024	160	LQFP64	Tray	Green	Industrial (-40°C to +85°C)
ATSAM4SA16BA-AN	Α	1024	160	LQFP64	Tray	Green	Industrial (-40°C to +105°C)
ATSAM4S16CA-CU	Α	1024	128	TFBGA100	Tray	Green	Industrial (-40°C to +85°C)
ATSAM4S16CA-CFU	Α	1024	128	VFBGA100	Tray	Green	Industrial (-40°C to +85°C)
ATSAM4S16CA-AU	Α	1024	128	LQFP100	Tray	Green	Industrial (-40°C to +85°C)
ATSAM4S16CA-CFN	Α	1024	128	VFBGA100	Tray	Green	Industrial (-40°C to +105°C)
ATSAM4S16CA-AN	Α	1024	128	LQFP100	Tray	Green	Industrial (-40°C to +105°C)
ATSAM4S16BA-MU	Α	1024	128	QFN64	Tray	Green	Industrial (-40°C to +85°C)
ATSAM4S16BA-AU	Α	1024	128	LQFP64	Tray	Green	Industrial (-40°C to +85°C)
ATSAM4S16BA-UUR	Α	1024	128	WLCSP64	Reel	Green	Industrial (-40°C to +85°C)
ATSAM4S16BA-AN	Α	1024	128	LQFP64	Tray	Green	Industrial (-40°C to +105°C)
ATSAM4S8CA-CU	А	512	128	TFBGA100	Tray	Green	Industrial (-40°C to +85°C)
ATSAM4S8CA-CFU	Α	512	128	VFBGA100	Tray	Green	Industrial (-40°C to +85°C)
ATSAM4S8CA-AU	Α	512	128	LQFP100	Tray	Green	Industrial (-40°C to +85°C)
ATSAM4S8CA-CFN	Α	512	128	VFBGA100	Tray	Green	Industrial (-40°C to +105°C)
ATSAM4S8CA-AN	Α	512	128	LQFP100	Tray	Green	Industrial (-40°C to +105°C)
ATSAM4S8BA-MU	Α	512	128	QFN64	Tray	Green	Industrial (-40°C to +85°C)
ATSAM4S8BA-AU	Α	512	128	LQFP64	Tray	Green	Industrial (-40°C to +85°C)
ATSAM4S8BA-UUR	Α	512	128	WLCSP64	Reel	Green	Industrial (-40°C to +85°C)
ATSAM4S8BA-AN	Α	512	128	LQFP64	Tray	Green	Industrial (-40°C to +105°C)

Table 47-1. Ordering Codes for SAM4S Devices (Continued)

Ordering Code	MRL	Flash (Kbytes)	SRAM (Kbytes)	Package	Carrier Type	Package Type	Temperature Operating Range
ATSAM4S4CA-CU	А	256	64	TFBGA100	Tray	Green	Industrial (-40°C to +85°C)
ATSAM4S4CA-CFU	Α	256	64	VFBGA100	Tray	Green	Industrial (-40°C to +85°C)
ATSAM4S4CA-AU	А	256	64	LQFP100	Tray	Green	Industrial (-40°C to +85°C)
ATSAM4S4CA-AN	Α	256	64	LQFP100	Tray	Green	Industrial (-40°C to +105°C)
ATSAM4S4BA-MU	Α	256	64	QFN64	Tray	Green	Industrial (-40°C to +85°C)
ATSAM4S4BA-AU	А	256	64	LQFP64	Tray	Green	Industrial (-40°C to +85°C)
ATSAM4S4BA-UUR	Α	256	64	WLCSP64	Reel	Green	Industrial (-40°C to +85°C)
ATSAM4S4BA-AN	Α	256	64	LQFP64	Tray	Green	Industrial (-40°C to +105°C)
ATSAM4S4AA-MU	Α	256	64	QFN48	Tray	Green	Industrial (-40°C to +85°C)
ATSAM4S4AA-AU	А	256	64	LQFP48	Tray	Green	Industrial (-40°C to +85°C)
ATSAM4S4AA-AN	А	256	64	LQFP48	Tray	Green	Industrial (-40°C to +105°C)
ATSAM4S2CA-CU	Α	128	64	TFBGA100	Tray	Green	Industrial (-40°C to +85°C)
ATSAM4S2CA-CFU	Α	128	64	VFBGA100	Tray	Green	Industrial (-40°C to +85°C)
ATSAM4S2CA-AU	Α	128	64	LQFP100	Tray	Green	Industrial (-40°C to +85°C)
ATSAM4S2CA-AN	Α	128	64	LQFP100	Tray	Green	Industrial (-40°C to +105°C)
ATSAM4S2BA-MU	Α	128	64	QFN64	Tray	Green	Industrial (-40°C to +85°C)
ATSAM4S2BA-AU	А	128	64	LQFP64	Tray	Green	Industrial (-40°C to +85°C)
ATSAM4S2BA-UUR	А	128	64	WLCSP64	Reel	Green	Industrial (-40°C to +85°C)
ATSAM4S2BA-AN	А	128	64	LQFP64	Tray	Green	Industrial (-40°C to +105°C)
ATSAM4S2AA-MU	А	128	64	QFN48	Tray	Green	Industrial (-40°C to +85°C)
ATSAM4S2AA-AU	Α	128	64	LQFP48	Tray	Green	Industrial (-40°C to +85°C)
ATSAM4S2AA-AN	А	128	64	LQFP48	Tray	Green	Industrial (-40°C to +105°C)



48. Revision History

In the tables that follow, the most recent version of the document appears first.

Table 48-1. SAM4S Datasheet Rev. 11100G Revision History

Doc. Date	Changes
	Table 3-1 "Signal Description List": WKUP[15:0] voltage reference type added.
	In Figure 5-3 "Backup Battery", modified ADC, DAC, Analog Comparator Supply from 2.0V to 2.4V
	Modified Section 6.5 "ERASE Pin".
	Modified bullet list on use of erase commands depending on sector size in Section 8.1.3.1 "Flash Overview"
	Modified Section 8.1.3.5 "Security Bit", Section 8.1.3.11 "GPNVM Bits" and Section 8.1.4 "Boot Strategies".
	Section 24. "Boot Program"
	Section 24.5.4 "In Application Programming (IAP) Feature": 5th sentence: added "the EFC number"
27-May-14	Section 29. "Power Management Controller (PMC)"
	Section 29.17.9 "PMC Clock Generator PLLA Register": Min value for bit MULA corrected to 4 from 7.
	Section 29.17.10 "PMC Clock Generator PLLB Register": Min value for bit MULB corrected to 4 from 1.
	Section 44. "Electrical Characteristics"
	Added Table 44-24 "Typical Power Consumption on VDDCORE(1)".
	Table 44-72 "AC Flash Characteristics ⁽¹⁾ ": Added parameter Erase Pin Assertion Time.
	Section 46. "Errata"
	Added Section 46.1.2.1 and Section 46.2.2.1 "Flash: Incorrect Flash Read May Occur Depending on VDDIO Voltage and Flash Wait State".



Table 48-2. SAM4S Datasheet Rev. 11100F 29-Jan-14 Revision History

Doc. Date	Changes
	Update to add SAM4S4 and SAM4S2 devices.
	"Description"
	48-pin package option added at end of section.
	"Features"
	"System": Added bullet on tamper detection and anti-tampering feature
	"Packages": Modified dimensions of 64-ball WLCSP package used for SAM4S16/S8. Added 48-lead package options.
	Section 1. "Configuration Summary"
	Table 1-2, "Configuration Summary for SAM4S8/S4/S2 Devices" added.
	Section 2. "Block Diagram"
	Figure 2-5, "SAM4S4/S2 100-pin Version Block Diagram", Figure 2-6, "SAM4S4/S2 64-pin Version Block Diagram" and Figure 2-7, "SAM4S4/S2 48-pin Version Block Diagram" added.
	Section 3. "Signal Description"
	Added fault input number and added comment for "PWMFI0–2" ("PWM Fault Input") signal in Table 3-1 "Signal Description List": Available on SAM4S4/S2 only.
	Section 4. "Package and Pinout"
29-Jan-14	Added Table 4-6, "SAM4S4/S2 64-ball WLCSP Pinout".
	Added Section 4.3 "48-lead Packages and Pinouts".
	Section 5. "Power Considerations"
	Figure 5-1, "Single Supply": Modified note with restrictions after the figure.
	Figure 5-2, "Core Externally Supplied": Changed voltage for ADC, DAC, Analog Comparator Supply. Modified note with restrictions after the figure.
	Removed redundant Figure 5-4. Wake-up Source.
	Section 6. "Input/Output Lines"
	Added Section 6.6 "Anti-tamper Pins/Low-power Tamper Detection".
	Section 8. "Memories"
	Section 8.1.1 "Internal SRAM", Section 8.1.3 "Embedded Flash", Table 8-1, "Lock Bit Number", Section 8.1.3.11 "GPNVM Bits" Added SAM4S4 and SAM4S2 devices.
	Section 10. "System Controller"
	Removed redundant Figure 10-1. System Controller Block Diagram.
	Section 11. "Peripherals"
	Table 11-2, "Multiplexing on PIO Controller A (PIOA)" updated with Peripheral D information and note on PWMFI signals available for SAM4S4/S2 only.

Table 48-2. SAM4S Datasheet Rev. 11100F 29-Jan-14 Revision History (Continued)

Doc. Date	Changes
	Section 12. "ARM Cortex-M4 Processor"
	Section 12.5.3 "Power Management Programming Hints": in 2nd instruction line, replaced "WFE(void)" with "WFI(void)" to match 'Wait For Interrupt' and in 2nd instruction line, replaced "WFE(void)" with "WFI(void)" to match 'Wait For Interrupt'
	Section 12.9.1.2 "CPUID Base Register": updated 'Constant' field description
	Section 12.9.1.5 "Application Interrupt and Reset Control Register": updated 'VECTCLRACTIVE' and 'VECTRESET' field descriptions
	Section 12.9.1.7 "Configuration and Control Register": updated 'USERSETMPEND' field description
	Section 12.9.1.16 "MemManage Fault Address Register": updated 'ADDRESS' field description
	Section 12.9.1.17 "Bus Fault Address Register": updated 'ADDRESS' field description
	Section 12.10.1.1 "SysTick Control and Status": updated 'TICKINT' and 'ENABLE' field descriptions
	Section 12.10.1.2 "SysTick Reload Value Registers": updated 'RELOAD' field description
I	Section 12.10.1.3 "SysTick Current Value Register": updated 'CURRENT' field description
	Section 12.10.1.4 "SysTick Calibration Value Register": updated register reset value; updated 'TENMS' and 'SKEW' field descriptions.
	Section 12.11.2.2 "MPU Control Register": updated 'ENABLE' field description.
	Section 12.11.2.3 "MPU Region Number Register": updated 'REGION' field description.
	Updated Section 12.11.2.4 "MPU Region Base Address Register".
	Added Section 12.11.2.6 "MPU Region Base Address Register Alias 1" to Section 12.11.2.11 "MPU Region Attribute and Size Register Alias 3".
	Corrected "Sterling Pound" symbol (£) to "less than or equal to" symbol (≤) ιν οπερατιον δεσχριπτιον ιν Section 12.6.7 "Saturating Instructions".
	Table 12-30, "Mapping of Interrupts to the Interrupt Variables": updated count range in "Interrupts" column.
	Section 14. "Reset Controller (RSTC)"
	Figure 14-3 "General Reset State": replaced "backup_nreset" with "vddbu_nreset".
	Section 14.4.2.2 "NRST External Reset Control": replaced "ext_nreset" with "exter_nreset".
	Section 14.4.4.2 "Backup Reset": replaced "core_backup_reset" with "vddcore_nreset"; reworded content to improve comprehension.
	RSTTYP information corrected in Section 14.4.6 "Reset Controller Status Register".
	Section 14.5.1 "Reset Controller Control Register": updated EXTRST value 1 description (deleted phrase "and resets the processor and the peripherals").
	Section 14.5.3 "Reset Controller Mode Register": inserted sentence "This register can only be written if the WPEN bit is cleared in the System Controller Write Protection Mode Register (SYSC_WPMR)."
	Section 15. "Real-time Timer (RTT)" Figure 15-1, "Real-time Timer": replaced "16-bit Divider" with "16-bit Prescaler.
	Revised Section 15.4 "Functional Description".
	Section 15.5.4 "Real-time Timer Status Register": updated RTTINC bit description.



Table 48-2. SAM4S Datasheet Rev. 11100F 29-Jan-14 Revision History (Continued)

Doc. Date	Changes
	Section 16. "Real-time Clock (RTC)"
	Section 16.1 "Description": updated to explain need for accurate external 32.768 kHz clock
	Section 16.2 "Embedded Characteristics": added feature "Write-Protected Registers"
	Section 16.5.6 "Updating Time/Calendar": reworded second paragraph for clarity
	Section 16.5.7 "RTC Accurate Clock Calibration": replaced sentence "The period interval between 2 correction events is programmable in order to cover the possible crystal oscillator clock variations" with "According to the CORRECTION, NEGPPM and HIGHPPM values configured in the RTC Mode Register (RTC_MR), the period interval between two correction events differs"
	Section 16.6.1 "RTC Control Register", Section 16.6.2 "RTC Mode Register", Section 16.6.5 "RTC Time Alarm Register", Section 16.6.6 "RTC Calendar Alarm Register": added sentence "This register can only be written if the WPEN bit is cleared in the System Controller Write Protection Mode Register (SYSC_WPMR)" and updated description of UPDCAL bit
	Section 16.6.2 "RTC Mode Register": corrected typo (THIGH value 2 description now reads "3.91 ms")
	Section 18. "Supply Controller (SUPC)" Section 18.1 "Embedded Characteristics": added bullets on tamper detection and on anti-tampering.
	Figure 18-1 Supply Controller Block Diagram modified.
	Section 18.3.4 "Supply Monitor": Supply Monitor sampling mode, power reduction factor: replaced incorrect values of
	32, 256 or 2048 by the correct values of 2, 16 and 128.
	Section 18.3.6.2 "Brownout Detector Reset": Reworked 1st paragraph for clarity
	Section 18.3.7.1 "Wake-up Inputs": corrected WKUPPLx pins to WKUPTx pins. WKUP0, WKUP15 references changed to WKUPx.
	Figure 18-4 "Wake-up Sources": Defined a section of the graphic as Low-power Tamper Detection Logic.
	Section 18.3.7.2 "Low-power Tamper Detection and Anti-Tampering": Changed all references to RTCOUT1 and RTCOUT 0 to RTCOUTx. Other minor modifications to improve clarity.
	Figure 18-5 "Low-power Debouncer (Push-to-Make Switch, Pull-up Resistors)", Figure 18-6 "Low-power Debouncer (Push-to-Break Switch, Pull-down Resistors)", Figure 18-7 "Using WKUP Pins Without RTCOUTx Pins": Modified pin names.
	Added Section 18.3.8 "Register Write Protection". In Section 18.4.9 "System Controller Write Protection Mode Register", updated register name and bit descriptions.
	Added Section 18.3.9 "Register Bits in Backup Domain (VDDIO)".
	Section 18.4.3 "Supply Controller Control Register": Added sentence on WPEN bit below register table and added note to descriptions of bits VROFF and XTALSEL indicating the bits are in the backup domain.
	Section 18.4.5 "Supply Controller Mode Register": Added sentence on WPEN bit below register table and added note to all bit descriptions except bit KEY indicating the bits are in the backup domain
	Section 18.4.4 "Supply Controller Supply Monitor Mode Register", , Section 18.4.6 "Supply Controller Wake-up Mode Register" and Section 18.4.7 "Supply Controller Wake-up Inputs Register": Added sentence on WPEN bit below register table and added a sentence below the register tables stating that the register is located in the backup domain
	Section 18.4.7 "Supply Controller Wake-up Inputs Register": corrected register name (was "System Controller Wake- Up Inputs Register")

Table 48-2. SAM4S Datasheet Rev. 11100F 29-Jan-14 Revision History (Continued)

Doc. Date	Changes
	Section 20. "Enhanced Embedded Flash Controller (EEFC)" Corrected partial programming boundary from 32-bit to 64-bit and reworked Section 20.4.3.2 "Write Commands" and all sub-sections with figures Figure 20-7 Full Page Programming to Figure 20-9 Programming Bytes in the Flash.
	In Section 20.4.3.3 "Erase Commands", modified paragraph on Erase pages (EPA) and Erase sector (ES) commands, as well as Table 20-4 "FARG Field for EPA Command". Added "small sector" text as limitations in Table 20-4 "FARG Field for EPA Command".
	Added notes when FARG exceeds limits in Section 20.4.3.4 "Lock Bit Protection".
	Re-worked Section 20.4.3.5 "GPNVM Bit" and added title in Section 20.4.3.6 "Calibration Bit".
	In Section 20.5.2 "EEFC Flash Command Register", changed the description of FARG field accordingly.
	Replaced NVIC by "interrupt controller" everywhere in the document.
	Section 23. "Cyclic Redundancy Check Calculation Unit (CRCCU)" Section 23.1 "Description": added sentence with information on CRCCU and data integrity check.
	Section 23.2 "Embedded Characteristics": removed bullet 'Single AHB Master Interface'. Inserted two new bullets on data integrity check and background task. Added note.
	Modified access type of Section 23.7.7 "CRCCU DMA Interrupt Mask Register".
	Section 23.6.2 "Transfer Control Register": updated IEN bit description
	Section 23.6.3 "Transfer Reference Register": replaced "compared with that register" with "compared with this field" in REFCRC field description
	Updated bit descriptions in Section 23.7.2 "CRCCU DMA Enable Register" to Section 23.7.6 "CRCCU DMA Interrupt Disable Register", in Section 23.7.8 "CRCCU DMA Interrupt Status Register", in Section 23.7.9 "CRCCU Control Register" and in Section 23.7.12 "CRCCU Interrupt Enable Register" to Section 23.7.15 "CRCCU Interrupt Status Register".
	Section 27. "Peripheral DMA Controller (PDC)"
	Replaced "on- and/or off-chip" with "target" in Section 27.1 "Description" and Section 27.4.2 "Memory Pointers".
	Added last paragraph to Section 27.4.1 "Configuration" specifying that the peripheral clock must be enabled for a PDC transfer.
	Section 28. "Clock Generator"
	Added Section 28.5.5 "Switching Main Clock between the Main RC Oscillator and Fast Crystal Oscillator".
	Section 29. "Power Management Controller (PMC)" Reworked Section 29.11 "Fast Startup" and added Section 29.12 "Start-up from Embedded Flash"
	Reworked Section 29.13 "Main Clock Failure Detector".
	Enhanced Section 29.14 "Programming Sequence"
	Enhanced Section 29.14 "Programming Sequence"
	Section 29.16 "Register Write Protection": Changed section title and re-worked content. In Section 29.17.21 "PMC Write Protection Mode Register" and Section 29.17.25 "PMC Peripheral Clock Status Register 1": Changed register names and modified bit and field descriptions.
	Section 30. "Chip Identifier (CHIPID)" Section 30.3.1 "Chip ID Register": Modified "ARCH: Architecture Identifier" bit description table to show only SAM4S.
	Section 31. "Parallel Input/Output Controller (PIO)" Section 31.5.14 "Register Write Protection": Changed section title and revised content.
	Section 31.7.46 "PIO Write Protection Mode Register": Modified register name and aligned bit descriptions. Replaced list of protectable registers with cross-reference to section "Register Write Protection".
	Section 31.7.47 "PIO Write Protection Status Register": Modified register name and aligned bit descriptions. Removed note.



Table 48-2. SAM4S Datasheet Rev. 11100F 29-Jan-14 Revision History (Continued)

Doc. Date	Changes
	Section 33. "Serial Peripheral Interface (SPI)" 'MCK' replaced with 'peripheral clock' throughout.
	Updated Figure 33-1 "Block Diagram", Figure 33-3 "SPI Transfer Format (NCPHA = 1, 8 bits per transfer)" and Figure 33-4 "SPI Transfer Format (NCPHA = 0, 8 bits per transfer)" Modified Section 33.7.3 "Master Mode Operations", Modified Section 33.7.5 "Register Write Protection", Section 33.8.10 "SPI Write Protection Mode Register" and Section 33.8.11 "SPI Write Protection Status Register"
	MCK replaced with peripheral clock
	Section 34. "Two-wire Interface (TWI)" Section 34.2 "Embedded Characteristics"; removed bullet "Next Buffer Support"
	Added details on master/slave mode configuration in Step 2 and fixed typos ('TXDIS'> 'TXTDIS', 'RXDIS'> 'RXTDIS'), added commands 6-9 in Section 34.8.7.1 "Data Transmit with the PDC" and and commands 4 and 12 in Section 34.8.7.2 "Data Receive with the PDC".
	Updated Figure 34-27 "Master Performs a General Call".
	Corrected TWI_THR to Write-only access in Table 34-7, "Register Mapping" and Section 34.11.11 "TWI Transmit Holding Register"
	Added Section 34.10.6 "Using the Peripheral DMA Controller (PDC) in Slave Mode"
	Section 34.11.6 "TWI Status Register", updated the description of "NACK: Not Acknowledged (clear on read)",
	used in master mode
	Section 35. "Universal Asynchronous Receiver Transmitter (UART)" Corrected the offset for PDC registers in Section 35.6 "Universal Asynchronous Receiver Transmitter (UART) User Interface".
	Section 36. "Universal Synchronous Asynchronous Receiver Transceiver (USART)" Table 36-2, "I/O Line Description": corrected RXD type from Input to I/O.
	Added a paragraph on IRDA_FILTER programming criteria in Section 36.7.5.3 "IrDA Demodulator" and in the corresponding bitfield description in Section 36.8.20, "USART IrDA FILTER Register".
	Corrected Figure 36-22, "Parity Error" for stop bit value.
	Replaced 33400 baudrate with 38400 in Table 36-10, "Maximum Timeguard Length Depending on Baud Rate," on page 775, Table 36-11, "Maximum Time-out Period," on page 776.
	Section 36.7.10 "Register Write Protection": Changed section title and re-worked content. Section 36.8.22 "USART Write Protection Mode Register" and Section 36.8.23 "USART Write Protection Status Register": Changed register names and modified bit and field descriptions.
	In Section 36.7.3.4 "Manchester Decoder", updated information on RXIDLEV bit in 4th paragraph.
	Section 36.8.3 "USART Mode Register": in table describing 'PAR Parity Type' field, added value '5' and description.
	Section 36.8.18 "USART FI DI RATIO Register": modified FI_DI_RATIO field from 16 bits to 11 bits.
	In Section 36.8.21 "USART Manchester Configuration Register" added RXIDLEV as bit 31 and added bit description.

Table 48-2. SAM4S Datasheet Rev. 11100F 29-Jan-14 Revision History (Continued)

Doc. Date	Changes
	Section 37. "Timer Counter (TC)" TIOA1 replaced with TIOB1 in Section 37.1 "Description" and added a note for ENETRG description in Section 37.7.3 "TC Channel Mode Register: Waveform Mode".
	Erroneous description of TCCLKS table, rows 0 to 4 reworked in Section 37.7.2 "TC Channel Mode Register: Capture Mode" and Section 37.7.3 "TC Channel Mode Register: Waveform Mode"
	Section 37.7.14 "TC Block Mode Register": corrected TC2XC2S field configuration values: value 2 is TIOA0 (was TIOA1); value 3 is TIOA1 (was TIOA2)
	Section 7.2 "16-bit Counter", Section 7.12.1 "WAVSEL = 00", Figure 37-9 "WAVSEL = 10 without Trigger", Figure 37-10 "WAVSEL = 10 with Trigger", Section 37.6.11.3 "WAVSEL = 01", and Figure 37-14 "WAVSEL = 11 with Trigger": replaced "0xFFFF" with "2 ⁿ -1" in first paragraph (with "n" representing counter size)
	Section 38. "High Speed MultiMedia Card Interface (HSMCI)" Changed PDCFBYTE to FBYTE in Section 9.6 "WRITE_SINGLE_BLOCK/WRITE_MULTIPLE_BLOCK Operation using DMA Controller" and in Section 9.8 "READ_SINGLE_BLOCK/READ_MULTIPLE_BLOCK Operation using DMA Controller".
	Section 14. "Register Write Protection": changed title (was "Write Protection Registers"); revised content
	In Section 15.2 "HSMCI Mode Register", PDCMODE bit description, corrected reference to MCI Mode Register to HSMCI Status Register.
	In Section 15.7 "HSMCI Block Register", BLKLEN bit description, removed sentence on its accessibility in HSMCI Mode Register.
	Section 15.18 "HSMCI Write Protection Mode Register": modified register name (was HSMCI Write Protect Mode Register); replaced list of protectable registers with cross-reference to section "Register Write Protection"
	Section 15.19 "HSMCI Write Protection Status Register": modified register name (was HSMCI Write Protect Status Register) and updated description
	Section 40. "USB Device Port (UDP)" Section 40.2 "Embedded Characteristics": replaced bullet "Integrated Pull-up on DP" with "Integrated Pull-up on DPP", added bullet "Integrated Pull-down on DDM"
	Section 40.6.3.6 "Entering in Suspend State": replaced "must drain less than 500uA" with "must drain no more than 2.5 mA"
	Section 40.6.3 "Controlling Device States": replaced "may not consume more than 500 μA" with "must not consume more than 2.5 mA"
	Table 40-6 "Register Mapping": corrected reset values for for UDP-FDR0Y. Updated note ⁽¹⁾ . Section 40.4.2 "Power Management": added detail on fast RC.
	Changed register names:
	 Section 40.7.10 old: UDP Endpoint Control and Status Register (Control, Bulk Interrupt Endpoints), new: "UDP Endpoint Control and Status Register (CONTROL_BULK)"
	 Section 40.7.11 old: UDP Endpoint Control and Status Register (Isochronous Endpoints), new: "UDP Endpoint Control and Status Register (ISOCHRONOUS)".
	Section 41. "Analog Comparator Controller (ACC)" Section 41.1 "Description" Updated section for clarity.
	Figure 41-1 "Analog Comparator Controller Block Diagram": Updated for clarity.
	Section 41.6 "Functional Description", Section 41.6.2 "Analog Settings" and Section 41.6.4 "Fault Mode": Updated for clarity.
	Replaced section "Write Protection System" with Section 41.6.5 "Register Write Protection". Updated Section 41.7.8 "ACC Write Protection Mode Register" and Section 41.7.9 "ACC Write Protection Status Register". Bit 0 name in Section 41.7.9 "ACC Write Protection Status Register" changed from WPROTERR to WPVS.



Table 48-2. SAM4S Datasheet Rev. 11100F 29-Jan-14 Revision History (Continued)

Doc. Date	Changes
	Section 42. "Analog-to-Digital Converter (ADC)" Section 42.1 "Description": Added sentence: The last channel is internally connected by a temperature sensor.
	Section 42.2 "Embedded Characteristics": updated section with new characteristics
	Section 42.6.3 "Conversion Resolution": Modified content to limit information on 12-bit resolution.
	Section 42.6.14 "Register Write Protection": Reworked content.
	Section 42.7.3 "ADC Channel Sequence 1 Register" and Section 42.7.4 "ADC Channel Sequence 2 Register": modified max channel number to 15.
	Section 42.7.12 "ADC Interrupt Status Register": updated 'ENDRX' and 'RXBUFF' bit descriptions.
	Section 42.7.15 "ADC Compare Window Register": updated 'LOWTHRES' and 'HIGHTHRES' field descriptions.
	Section 42.7.20 "ADC Write Protection Mode Register" and Section 42.7.21 "ADC Write Protection Status Register": Modified register names (from Write Protect to Write Protection). Reworked field descriptions.
	Section 43. "Digital-to-Analog Converter Controller (DACC)"
	Section 43.7.7 "DACC Interrupt Enable Register", Section 43.7.8 "DACC Interrupt Disable Register" and Section 43.7.9 "DACC Interrupt Mask Register": modified bit descriptions.
	Rework of all "refresh" related paragraphs, Section 43.7.3 "DACC Channel Enable Register" and Section 43.6.7 "DACC Timings". Modified description for "REFRESH: Automatic Refresh Period" field in Section 43.7.2 "DACC Mode Register".
	Re-worked Section 43.6.8 "Register Write Protection" and associated registers and bit/field descriptions in Section 43.7.12 "DACC Write Protection Mode Register" and Section 43.7.13 "DACC Write Protection Status Register".
	Section 44. "Electrical Characteristics"
	Added Section 44.2 "Recommended Opeating Conditions".
	Section 44.4 "Power Consumption": Added power consumption values for SAM4S4/SAM4S2. Updated Section 44.4.1 "Backup Mode Current Consumption".
	Removed Supply Ripple Voltage parameter from Table 44-29, "3 to 20 MHz Crystal Oscillator Characteristics"
	Table 44-31 "XIN Clock Electrical Characteristics (In Bypass Mode)": Added C _{PARASTANDBY} AND R _{PARASTANDBY} parameters.
	Updated and re-worked Section 44.8 "12-bit ADC Characteristics":
	Updated Section 44.9 "12-bit DAC Characteristics". Removed Max Voltage Ripple parameter from Table 44-54, "Analog Power Supply Characteristics". Added Refresh Time to Table 44-55, "Channel Conversion Time and DAC Clock".
	In Section 44.12 "AC Characteristics" modified
	Table 44-63, "SPI Timings".
	Table 44-64, "SSC Timings"
	Table 44-65, "SMC Read Signals - NRD Controlled (READ_MODE = 1)"
	Table 44-67, "SMC Write Signals - NWE Controlled (WRITE_MODE = 1)"
	• Table 44-68, "SMC Write Signals - NCS Controlled (WRITE_MODE = 0)"
	Table 44-69, "USART SPI Timings"
	Table 44-70 "Two-wire Serial Bus Requirements": Added parameter t _{BUF}
	Section 44.12.9 "Embedded Flash Characteristics": modified Table 44-71, "Embedded Flash Wait State SAM4S2/S4/S16/S8/SD32/SD16/SA16".
	Table 44-72, "AC Flash Characteristics ⁽¹⁾ ": Full Chip Erase: Added values for 256 Kbytes and 128 Kbytes. Added new parameter Page Program Time.

Table 48-2. SAM4S Datasheet Rev. 11100F 29-Jan-14 Revision History (Continued)

Doc. Date	Changes
	Section 45. "Mechanical Characteristics"
	Table 45-19 "64-ball WLCSP Package Dimensions (in mm)" Added body size for SAM4S4 for WLCSP64 package.
	Figure 45-8 "48-lead LQFP Package Drawing" and corresponding characteristics added.
	Figure 45-9 "48-lead QFN Package Drawing" and corresponding characteristics added.
	Section 46. "Errata"
	Added Section 46.2 "Errata SAM4S4/S2 Rev. A Parts".
	Section 47. "Ordering Information"
	Added information on carrier type availability.
	Updated Table 47-1 "Ordering Codes for SAM4S Devices". Added new ordering codes for SAM4S4 and SAM4S2 devices.



Table 48-3. SAM4S Datasheet Rev. 11100E 24-Jul-13 Revision History

Rev. E	Comments	Change Reques Ref.
	Introduction	
	Added WLCSP64 package in Section "Features", Table 1-1, "Configuration Summary for SAM4SD32/SD16/SA16/S16 Devices", added Figure 4-6 and Table 4-5, "SAM4S16/S8 64-ball WLCSP Pinout".	8620
	Updated Section 5.5 "Low-power Modes". Added information on WFE.	9073
	Added 2nd paragraph in Section 6.1 "General Purpose I/O Lines".	8992
	RTC	
	Added new bullet "Safety/security features" in Section 16.2 "Embedded Characteristics".	8544
	Last sentence added in Section 16.5.3 "Alarm".	8900
	Added note in Section 16.5.3 "Alarm", Section 16.6.5 "RTC Time Alarm Register" and Section 16.6.6 "RTC Calendar Alarm Register".	9027
	Replaced values for temperature range with a generic term in Section 16.5.7 "RTC Accurate Clock Calibration".	9033
	Block diagram centered for readability in Section 16.3 "Block Diagram".	rfo
	PMC	
	Section 28.1.4.2 "Slow Clock Crystal Oscillator", replaced "in MOSCSEL bit of CKGR_MOR," with "in XTALSEL bit of SUPC_CR," in the last phrase of the 3d paragraph.	9069
	Section 28.1.4.2 "Slow Clock Crystal Oscillator", added references on the OSCSEL bit of PMC_SR in the 3d paragraph.	rfo
	Register names in Clock Generator: Replaced "PLL_MCKR" with "PMC_MCKR" and "PLL_SR" with "PMC_SR" in Section 28.1.5.5 "Software Sequence to Detect the Presence of Fast Crystal"	8970
	In Section 28.1.6.1 "Divider and Phase Lock Loop Programming", 3rd bullet, replaced PMC_IER with PMC_SR. Deleted previous 4th bullet (was useless sentence "Disable and then enable the PLL").	8963
	In Figure 28-3 and Section 28.1.5.3 "3 to 20 MHz Crystal or Ceramic Resonator-based Oscillator" paragraph 5, replaced MOSCXTCNT with MOSCXTST.	
	Added code example in step 1. of Section 28.2.13 "Programming Sequence".	
	Corrected reset value of CKGR_MOR register in Table 28-3, "Register Mapping".	8447
	Corrected value of PLLA(B)COUNT field description in Section 28.2.16.9 "PMC Clock Generator PLLA Register" and Section 28.2.16.10 "PMC Clock Generator PLLB Register".	8564
	Added a note in Section 28.2.16.8 "PMC Clock Generator Main Clock Frequency Register" and reworked a paragraph in Section 28.1.5.2 "Fast RC Oscillator Clock Frequency Adjustment"	8853
	Electrical Characteristics	
	Changed 85°C temperatures with 105°C in the whole chapter. Added read/write characteristics temperature information on Flash in Note ⁽⁴⁾ , Table 44-3, "DC Characteristics" and Note ⁽¹⁾ , Table 44-72, "AC Flash Characteristics ⁽¹⁾ ". Modified Section 44.4.1 "Backup Mode Current Consumption" and Table 44-9 to Table 44-23 with up-to-date current consumption values.	rfo
	Updated Section 44.4.2.1 "Sleep Mode".	rfo
	Added Section 44.4.3.1 "SAM4S4/2 Active Power Consumption".	rfo
	In Section 44.4.4 "Peripheral Power Consumption in Active Mode", updated Table 44-24, "Typical Power Consumption on VDDCORE ⁽¹⁾ "	rfo
	Mechanical Characteristics	
	Added Figure 45-6 and associated package dimensions and soldering tables for WLCSP64 package.	8620
	Soldering tables updated in Section 45. "Mechanical Characteristics".	rfo

Table 48-3. SAM4S Datasheet Rev. 11100E 24-Jul-13 Revision History (Continued)

Doc. Rev. 11100E	Comments	Change Request Ref.
	Ordering Information	
	New ordering codes (105 °C, reel conditioning, WLCSP package) added in Table 47-1, "Ordering Codes for SAM4S Devices".	8620, rfo
	Errata	
	Added Section 46.1.3.1 "Watchdog Not Stopped in Wait Mode" and Section 46.1.4.1 "Unpredictable Behavior if BOD is Disabled, VDDCORE is Lost and VDDIO is Connected".	9075
	Backpage	
	ARMConnected® logo and corresponding text deleted.	rfo

Table 48-4. SAM4S Datasheet Rev. 11100D 15-Apr-13 Revision History

Doc. Rev. 11100D	Comments	Change Request Ref.
	Introduction	
	Deleted sleep mode for fast start-up in Section 5.7 "Fast Start-up".	8763
	Added 32 kHz trimming features in Section "Features".	rfo
	Notes added in Section 8.1.3.1 "Flash Overview", below Figure 8-3.	
	Electrical Characteristics	
	In Table 43-26, added 2 lines describing C _{PARASTANDBY} and R _{PARASTANDBY} parameters.	8614
	In Table 43-62, Endurance line, deleted "Write/erase @ 25°C" and 100k value.	8850
	In Table 43-62, added Write Page Mode values.	8860
	Errata	
	Deleted former Chapter 45 "SAM4S Series Errata" (was only a cross-reference to Engineering Samples Erratas), added a new detailed Section 46. "Errata".	8645
	Backpage	
	ARMPowered® logo replaced with ARMConnected® logo, corresponding text updated.	rfo



Table 48-5. SAM4S Datasheet Rev. 11100C 09-Jan-13 Revision History

Doc. Rev. 11100C	Comments	Change Request Ref.
	Introduction	
	In Section 2. "Block Diagram", USB linked to Peripheral Bridge instead of AHB Bus Matrix in Figure 2-3, Figure 2-4, Figure 3. and Figure 2-2.	8386
	Reference to the LPM bit removed in the whole datasheet.	8392
	Flash rails mentioned in Section 5.1 "Power Supplies".	8406
	Section 9. "Real Time Event Management" created.	8439
	WKUP[15:0] pins added on each block diagram in Section 2. "Block Diagram" and in Table 3-1, "Signal Description List".	8459
	All diagrams updated with Real Time Events in Section 2. "Block Diagram".	8484
	JTAG and PA7 pins details added in Section 6.2.1 "Serial Wire JTAG Debug Port (SWJ-DP) Pins".	8547
	CORTEX	
	Section 12.8.3 "Nested Vectored Interrupt Controller (NVIC) User Interface", offset information for NVIC register mapping updated in Table 12-31, "Nested Vectored Interrupt Controller (NVIC) Register Mapping".	8211
	Section 12.9.1 "System Control Block (SCB) User Interface", deleted lines with MMFSR, BFSR, UFSR and updated the note in Table 12-32, "System Control Block (SCB) Register Mapping".	
	Table 12-34, "System Timer (SYST) Register Mapping": table name updated (SysTick changed to SYST).	
	Harmonized instructions code fonts in Section 12.6 "Cortex-M4 Instruction Set". Fixed various typos.	8343
	RTT	
	RTC 1Hz calibrated clock feature added in Section 15.1 "Description", Section 15.4 "Functional Description" and in RTT_MR register, see Section 15.5.1 "Real-time Timer Mode Register".	
	RTC	
	New bullet "Safety/security features" added in Section 16.2 "Embedded Characteristics".	8544
	WDT	
	Note added in Section 17.5.3 "Watchdog Timer Status Register".	8128
	SUPC	
	Offsets updated and SYSC_WPMR in Table 18-1, "System Controller Registers". Section 18.5.9 "System Controller Write Protect Mode Register" added.	8253
	Force Wake Up Pin removed from Section 18.2 "Embedded Characteristics".	8263
	In Section 18.4.3 "Voltage Regulator Control/Backup Low Power Mode", removed informations related to WFE and WFI, deleted reference to 1.8V for voltage regulator.	8363, 8407
	Figure 18-1 Block Diagram updated.	8515
	EEFC	
	In Section 20.5.2 "EEFC Flash Command Register", table added in FCMD bitfield, details added in table in FARG bitfield.	8352
	Note concerning bit number limitation added in Section 20.4.3.5 "GPNVM Bit".	8390



Table 48-5. SAM4S Datasheet Rev. 11100C 09-Jan-13 Revision History (Continued)

Doc. Rev. 11100C	Comments	Change Request Ref.
	CMCC Updated access condition from Write-only to Read-only in Section 22.5.4 "Cache Controller Status Register" and Section 22.5.10 "Cache Controller Monitor Status Register". Index bitfield size increased from 4 to 5 bits in Section 22.5.6 "Cache Controller Maintenance Register 1", bitfield description completed.	8373
	"0xXX - 0xFC" offset replaced with "0x38 - 0xFC" in the last row in Table 22-1, "Register Mapping". In Figure 22-1, replaced "Cortex MPPB" with "APB Interface" in Block Diagram.	rfo
	CRCCU	
	TRWIDTH bitfield description table completed in Section 23.6.2 "Transfer Control Register".	8303
	Updated Section 23.1 "Description" and Section 23.5.2 "CRC Calculation Unit Operation".	rfo
	PDC	
	Offset data for Register Mapping updated in Table 27-2, "Register Mapping".	7976
	"ABP bridge" changed to "APB bridge" in Section 27.1 "Description".	rfo
	PMC	
	Section 28.1.5.5 "Software Sequence to Detect the Presence of Fast Crystal" added.	8371
	Updated CKGR_MOR register reset value to 0x0000_0008 in Section 28.2.16 "Power Management Controller (PMC) User Interface".	8448
	CHIPID	
	Section 29.3.1 "Chip ID Register", in ARCH bitfield description table, rows sharing SAM3/SAM4 names reconfigured with standalone rows for each name.	7730 7977,
	Section 29.3.1 "Chip ID Register", in ARCH bitfield description table, various devices added or removed.	8034, 8383
	Section 29.3.1 "Chip ID Register", in SRAMSIZ bitfield description table, replaced 1K/1Kbyte with 192K/192Kbyte for value1.	8036
	In Section 29.2 "Embedded Characteristics", updated Table 29-1, "ATSAM4S Chip IDs Registers".	rfo
	PIO	
	DSIZE bit description updated in Section 30.7.49 "PIO Parallel Capture Mode Register".	7705
	Section 30.4.2 "External Interrupt Lines" added. Section 30.4.4 "Interrupt Generation" updated.	rfo
	SSC	
	Removed Table 30-4 in Section 31.7.1.1 "Clock Divider".	7303
	Last line (PDC register) updated in Table 31-5, "Register Mapping".	7971
	Reworked tables and bitfield descriptions in Section 31.9.3 "SSC Receive Clock Mode Register", Section 31.9.4 "SSC Receive Frame Mode Register", Section 31.9.5 "SSC Transmit Clock Mode Register", Section 31.9.6 "SSC Transmit Frame Mode Register".	8466
	SPI	
	In Section 32.2 "Embedded Characteristics", added the 2 first bullets, deleted the previous last bullet.	8544



Table 48-5. SAM4S Datasheet Rev. 11100C 09-Jan-13 Revision History (Continued)

oc. Rev. 1100C	Comments	Change Request Ref.
	TWI	7011
	NVIC and AIC changed to Interrupt Controller. Section 33.10.4.5 "PDC" removed. "This bit is only used in Master mode" removed from bitfields ENDRX, ENDTX, RXBUFF, and TXBUFE in Section 33.11.6 "TWI Status Register".	7844
	Figure 33-23 updated: SVREAD = 1 and first occurrence of RXRDY = 1.	7884
	Removed "20" at the end of the 1st paragraph in Section 33.1 "Description".	7921
	Table 33-6, "Register Mapping", replaced "0x100 - 0x124" with "0x100 - 0x128" and "Reserved for the PDC" with "Reserved for PDC registers" in the PDC line.	7973
	Section 33.8.7 "Using the Peripheral DMA Controller (PDC)" reworked.	rfo
	UART	
	Table 34-3, "Register Mapping", PDC registers info for register mapping updated.	7967
	USART	
	Section 35.7.1 "Baud Rate Generator", replaced "or 6" with "or 6 times lower" in the last phrase.	rfo
	HSMCI	
	Phrase "not only for Write operations now" removed from NOTBUSY bitfield description in Section 37.14.12 "HSMCI Status Register".	8394
	replaced BCNT bitfield table with the corresponding description and updated Warning note in BCNT bitfield description in Section 37.14.7 "HSMCI Block Register".	8431
	In Section 37.6.3 "Interrupt", replaced references to NVIC/AIC with "interrupt controller".	rfo
	PWM	
	Typo corrected in line Timer0 in Table 38-4, "Fault Inputs".	8438
	Replaced 'Main OSC' with 'Main OSC (PMC)' in Table 38-4, "Fault Inputs".	rfo
	UDP	
	Pull-up' and 'pull-down' spelling harmonized in the whole chapter.	7867
	Added UDP_CSRx (ISOENDPT) alternate register in Section 39.7.11 "UDP Endpoint Control and Status Register (Isochronous Endpoints)".	8414
	ADC	
	Removed "and EOC bit corresponding to the last converted channel" from the last phrase of the third paragraph in Section 41.6.4 "Conversion Results".	8357
	TRANSFER value set to 2 in TRANSFER bitfield description in Section 41.7.2 "ADC Mode Register".	8462
	Text amended in Section 41.1 "Description".	rfo
	SLEEP and FWUP bitfield description texts in tables updated in Section 41.7.2 "ADC Mode Register".	
	Electrical Characteristics	
	Whole chapter reworked to add SAM4SD32/SD16/SA16 data, various values added or updated.	rfo, 8435
	Clext values changed in Table 43-24.	8391
	Configurations A and B updated in Section 44.4.1 "Backup Mode Current Consumption".	8422
	Mechanical Characteristics	
	QFN64 package drawing and table updated in Figure 45-5.	8529

Table 48-6. SAM4S Datasheet Rev. 11100B 31-Jul-12 Revision History

Doc. Rev. 11100B	Comments	Change Request Ref.
	Introduction	
	48 pins packages (SAM4S16A and SAM4S8A devices) removed.	8100
	Write Protected Registers added in "Description" on page 1.	8213
	Note related to EWP and EWPL commands added in Section 8.1.3.1 "Flash Overview" on page 38.	8225
	References to WFE instructions replaced by relevant bits precise descriptions.	8275
	Dual bank and cache memory mentioned in "Description" on page 1 and "Configuration Summary" on page 4.	rfo
	Flash and SRAM memory sizes updated in "Description" on page 1 and "Configuration Summary" on page 4.	
	1 μA instead of 3 in "Description" on page 1, Section 5.2 on page 27 and Section 5.5.1 on page 30.	
	Table titles and sub-section titles updated with new devices.	
	New block diagram added in Figure 2-2 on page 7.	
	VFBGA100 package added: Figure 4-3 on page 18 and Table 4-3 on page 21 added.	
	Reference to CortexM3 deleted and VDDIO value added in Section 5.5.1 "Backup Mode" on page 30.	
	Entering Wait Mode process updated and current changed from 15 to 32 µA in Section 5.5.2 on page 30.	
	Added paragraph detailing mode selection with FLPM value in Section 5.5.3 on page 31.	
	Values added and notes updated in Table 5-1 on page 32.	
	Third paragraph frequency values updated in Section 6.1 on page 34.	
	SRAM upper address changed to 0x20400000, and EFC1 added in Figure 7-1 on page 37.	
	Note added in Section 8.1.3.1 "Flash Overview" on page 38.	
	New devices features added in Section 8.1.1 "Internal SRAM" on page 38, Section 8.1.3.1 "Flash Overview" on page 38, Section 8.1.3.4 "Lock Regions" on page 42, Section 8.1.3.5 "Security Bit" on page 42, Section 8.1.3.11 "GPNVM Bits" on page 43.	
	EEFC replaced by EEFC0 and EEFC1 in Table 11-1 on page 49.	
	'Cortex M-4' changed for 'Cortex-M4' in block diagrams: Figure 2-3 on page 8 and Figure 2-4 on page 9.	rfo
	Section 5.5.4 "Low-power Mode Summary Table", updated the list of potential wake up sources for Sleep Mode in Table 5-1 on page 32.	rfo
	Added references to S16 in the flash size description in Section 8.1.3.1 "Flash Overview".	rfo
	Section 2. "Block Diagram", replaced "Time Counter B" by "Time Counter A" in Figure 2-3 on page 8.	rfo
	Fixed the section structure for Section 5.5.3 "Sleep Mode".	rfo
	CORTEX	
	FPU related instructions deleted in Table 12-13 on page 79.	8252
	Fonts style corrected for instructions code in the whole chapter.	rfo
	Updated Figure 12-9 on page 88.	rfo
	RSTC	
	Updated for dual core.	8306
	EXTRST field description updated in Section 14.5.1 "Reset Controller Control Register" on page 250.	8340



Table 48-6. SAM4S Datasheet Rev. 11100B 31-Jul-12 Revision History (Continued)

Doc. Rev. 11100B	Comments	Change Request Ref.
	RTC	
	In Section 16.6.2 "RTC Mode Register" on page 268, formulas associated with conditions HIGHPPM = 1 and HIGHPPM = 0 have been swapped, text has been clarified.	7950
	In Section 16.5.7 "RTC Accurate Clock Calibration" on page 264, paragraph describing RTC clock calibration circuitry correction updated with mention of crystal drift.	7952
	SUPC	
	References to WFE instructions deleted in Section 18.4.3 "Voltage Regulator Control/Backup Low Power Mode" on page 290.	rfo
	Supply monitor threshold values modified in Section 18.4.4 "Supply Monitor" on page 291.	
	SMTH bit table replaced by a cross-reference to Electrical characteristics in Section 18.5.4 "Supply Controller Supply Monitor Mode Register" on page 299.	
	Typo in Section 18.5.8 "Supply Controller Status Register" on page 304 is now fixed.	0004
	"half" replaced with "first half" in Section 18.5.6 "Supply Controller Wake Up Mode Register" on page 301 and in Section 18.4.7.2 "Low Power Debouncer Inputs" on page 295.	8024 8067
	Figure 18-4 on page 294 modified.	
	Push-to-Break figure example Figure 18-6 on page 296 added, title of Figure 18-5 on page 295 modified.	8064, 8082
	"square waveform" changed to "duty cycle" in Section 18.4.7.2 "Low Power Debouncer Inputs" on page 295.	8082 8226
	Switching time of slow crystal oscillator updated in Section 18.4.2 "Slow Clock Generator" on page 290.	8266
	EEFC	
	Added GPNVM command line in Section • "FARG: Flash Command Argument" on page 324.	8076
	Unique identifier address changed in Section 20.4.3.8 "Unique Identifier" on page 319.	8274
	User Signature address changed in Section 20.4.3.9 "User Signature" on page 320.	
	Changed the System Controller base address from 0x400E0800 to 0x400E0A00 in Section 20.5 "Enhanced Embedded Flash Controller (EEFC) User Interface" on page 321.	rfo
	FFPI	
	All references, tables, figures related to 48-bit devices cleared in this whole chapter.	rfo
	CMCC	
	New chapter.	
	CRCCU	
	Typos: CCIT802 corrected to CCITT802, CCIT16 corrected to CCITT16 in Section 23.5.1 "CRC Calculation Unit description" on page 350 and Section 23.7.10 "CRCCU Mode Register" on page 365. TRC_RC corrected to TR_CRC in Section 23.7.10 "CRCCU Mode Register" on page 365.	7803
	SMC	
	"turned out" changed to "switched to output mode" in Section 26.8.4 "Write Mode" on page 400. Removed DBW which is not required for 8-bit only in Section 26.15.4 "SMC MODE Register" on page 476.	7925 8307



Table 48-6. SAM4S Datasheet Rev. 11100B 31-Jul-12 Revision History (Continued)

oc. Rev. 1100B	Comments	Change Request Ref.
	PMC	
	Added a note in Section 28.2.16.7 "PMC Clock Generator Main Oscillator Register" on page 477.	7848
	Max MULA/MULB value changed from 2047 to 62 in Section 28.2.16.9 "PMC Clock Generator PLLA Register" on page 480 and Section 28.2.16.10 "PMC Clock Generator PLLB Register" on page 481.	8064
	Step 5 in Section 28.2.13 "Programming Sequence" on page 463: Master Clock option added in CSS field.	8170
	Third paragraph added in Section 28.2.12 "Main Crystal Clock Failure Detector" on page 462. WAITMODE bit added in Section 28.2.16.7 "PMC Clock Generator Main Oscillator Register" on page 477.	8208
	CHIPID	
	Table 29-1 on page 501 modified.	rfo
	тс	
	Changed TIOA1 in TIOB1 in Section 36.6.14.1 "Description" on page 775 and Section 36.6.14.4 "Position and Rotation Measurement" on page 780.	8101
	PWM	
	Font size enlarged in Figure 38-14 on page 871.	7910
	"CMPS" replaced with "CMPM" in whole document.	8021
	ADC	
	EOCAL pin and description added in Section 41.7.12 "ADC Interrupt Status Register" on page 1007.	rfo
	PDC register row added in Section 41.7 "Analog-to-Digital Converter (ADC) User Interface" on page 994.	7969
	Added comment in Section 41.7.15 "ADC Compare Window Register" on page 1010.	8045
	Features added in Section 41.2 "Embedded Characteristics" on page 981.	8088
	Comments added, and removed "offset" in Section 41.6.11 "Automatic Calibration" on page 992.	8133
	Electrical Characteristics	
	Whole chapter updated. In tables, values updated, and missing values added.	8085, 824
	Comment for flash erasing added in Section 44.12.9 "Embedded Flash Characteristics" on page 1183.	8223
	Updated conditions for V _{LINE-TR} and V _{LOAD-TR} in Table 44-4 on page 1125.	rfo
	Removed the "ADVREF Current" row from Table 43-30 on page 1059.	rfo
	Updated the "Offset Error" parameter description in Table 43-32 on page 1061.	
	Updated the T _{ACCURACY} parameter description in Table 44-6 on page 1126. Updated the temperature sensor description in Section 44.11 "Temperature Sensor" on page 1164 and the slope accuracy parameter data in Table 43-47 on page 1067.	rfo
	Mechanical Characteristics	
	48 pins packages (SAM4S16A and SAM4S8A devices) removed.	8100
	100-ball VFBGA package drawing added in Figure 45-3 on page 1186.	rfo
	Ordering Information	
	Table 45-1 on page 1096 completed with new devices and reordered.	rfo
	Errata	rfo
	Removed the Flash Memory section.	
	Removed the Errata section and added references for two separate errata documents in Section 45. "Ordering Information" on page 1096.	rfo
	Specified the preliminary status of the datasheet.	rfo



Table 48-7. SAM4S Datasheet Rev. 11100A 28-Oct-11 Revision History

Doc. Rev. 11100A		Change Request Ref.
	First issue.	

Table of Contents

De	cription	1				
Fea	Features					
1.	Configuration Summary	4				
2.	Block Diagram	6				
3.	Signal Description	3				
4.	Package and Pinout 1 4.1 100-lead Packages and Pinouts 1 4.2 64-lead Packages and Pinouts 2 4.3 48-lead Packages and Pinouts 2	7				
5.	Power Considerations 2 5.1 Power Supplies 2 5.2 Voltage Regulator 2 5.3 Typical Powering Schematics 2 5.4 Active Mode 2 5.5 Low-power Modes 2 5.6 Wake-up Sources 3 5.7 Fast Start-up 3	27 27 28 29 29				
6.	Input/Output Lines 3 6.1 General Purpose I/O Lines 3 6.2 System I/O Lines 3 6.3 Test Pin 3 6.4 NRST Pin 3 6.5 ERASE Pin 3 6.6 Anti-tamper Pins/Low-power Tamper Detection 3	34 35 36 36				
7.	Product Mapping 3	7				
8.	Memories 3 8.1 Embedded Memories 3 8.2 External Memories 4	8				
9.	Real Time Event Management 4 9.1 Embedded Characteristics 4 9.2 Real Time Event Mapping List 4	6				
10.	System Controller 4 10.1 System Controller and Peripheral Mapping 4 10.2 Power-on-Reset, Brownout and Supply Monitor 4	8				
11.	Peripherals411.1 Peripheral Identifiers411.2 Peripheral Signal Multiplexing on I/O Lines5	9				
12.	ARM Cortex-M4 Processor					



	12.2	Embedded Characteristics	
	12.3	Block Diagram.	. 55
	12.4	Cortex-M4 Models	. 56
	12.5	Power Management	. 86
	12.6	Cortex-M4 Instruction Set	. 88
	12.7	Cortex-M4 Core Peripherals	195
	12.8	Nested Vectored Interrupt Controller (NVIC)	196
	12.9	System Control Block (SCB)	207
	12.10	System Timer (SysTick)	233
	12.11	Memory Protection Unit (MPU)	239
	12.12	Glossary	262
13.	Debu	ug and Test Features	267
	13.1	Description	267
	13.2	Embedded Characteristics	267
	13.3	Application Examples	268
	13.4	Debug and Test Pin Description	269
	13.5	Functional Description	270
11	Poss	et Controller (RSTC)	275
14.		,	
	14.1	Description	
	14.2	Embedded Characteristics	
	14.3	Block Diagram	
	14.4	Functional Description	
	14.5	Reset Controller (RSTC) User Interface	282
15.	Real-	-time Timer (RTT)	286
	15.1	Description	
	15.2	Embedded Characteristics	
	15.3	Block Diagram	
	15.4	Functional Description	
	15.5	Real-time Timer (RTT) User Interface	
16	Real.	-time Clock (RTC)	204
10.	16.1	Description	
	16.2	•	
	16.3	Block Diagram	
	16.4	Product Dependencies	
	16.5	Functional Description	
	16.6	Real-time Clock (RTC) User Interface	
17.		chdog Timer (WDT)	
	17.1	Description	
	17.2	Embedded Characteristics	
	17.3	Block Diagram.	
	17.4	Functional Description	
	17.5	Watchdog Timer (WDT) User Interface	320
18.	Supp	oly Controller (SUPC)	325
	18.1	Embedded Characteristics	325
	18.2	Block Diagram	326
	18.3	Supply Controller Functional Description	327



	18.4	Supply Controller (SUPC) User Interface	336
19.	Gene 19.1 19.2 19.3	Description	346 346
20.	Enha 20.1 20.2 20.3 20.4 20.5	Description Embedded Characteristics Product Dependencies Functional Description Enhanced Embedded Flash Controller (EEFC) User Interface	349 349 349
21.	Fast 21.1 21.2 21.3	Flash Programming Interface (FFPI) Description Embedded Characteristics Parallel Fast Flash Programming	371 371
22.	Corte 22.1 22.2 22.3 22.4 22.5	Description Embedded Characteristics Block Diagram. Functional Description Cortex M Cache Controller (CMCC) User Interface	381 381 382
23.	Cycli 23.1 23.2 23.3 23.4 23.5 23.6 23.7	c Redundancy Check Calculation Unit (CRCCU) Description Embedded Characteristics CRCCU Block Diagram. Product Dependencies CRCCU Functional Description Transfer Control Registers Memory Mapping. Cyclic Redundancy Check Calculation Unit (CRCCU) User Interface.	396 396 397 398 399
24.	Boot 24.1 24.2 24.3 24.4 24.5	Program Description Hardware and Software Constraints Flow Diagram Device Initialization SAM-BA Monitor	420 420 420 421
25.	Bus 25.1 25.2 25.3 25.4 25.5 25.6 25.7 25.8	Matrix (MATRIX) Description Master/Slave Management Memory Mapping Special Bus Granting Techniques Arbitration System I/O Configuration Register Write Protection Bus Matrix (MATRIX) (MATRIX) User Interface	426 427 427 428 428
26.	Stati	c Memory Controller (SMC)	. 439



	26.1	Description	
	26.2	Embedded Characteristics	439
	26.3	I/O Lines Description	440
	26.4	Product Dependencies	440
	26.5	External Memory Mapping	440
	26.6	Connection to External Devices	441
	26.7	Application Example	
	26.8	Standard Read and Write Protocols	
	26.9	Scrambling/Unscrambling Function	
		Automatic Wait States.	
		Data Float Wait States	
		External Wait.	
		Slow Clock Mode	
		Asynchronous Page Mode	
	26.15	Static Memory Controller (SMC) User Interface	472
27	Perin	heral DMA Controller (PDC)	483
_,.	27.1	Description	
	27.2	Embedded Characteristics	
	27.3	Block Diagram.	
	27.4		
		Functional Description	
	27.5	Peripheral DMA Controller (PDC) User Interface	487
28.	Clock	Generator	498
	28.1	Description	
	28.2	Embedded Characteristics	
	28.3	Block Diagram.	
	28.4	Slow Clock	
	28.5		
		Main Clock	
	28.6	Divider and PLL Block.	. 500
29.	Powe	er Management Controller (PMC)	507
	29.1	Description	
	29.2	Embedded Characteristics	
	29.3	Block Diagram.	
		Master Clock Controller	
	29.5	Processor Clock Controller	
	29.6	SysTick Clock	
	29.7	USB Clock Controller	
	29.8	Peripheral Clock Controller	
	29.9	Free-Running Processor Clock.	
		Programmable Clock Output Controller	
		Fast Startup	
		Start-up from Embedded Flash	
	29.13	Main Clock Failure Detector	512
	29.14	Programming Sequence	513
	29.15	Clock Switching Details	515
	29.16	Register Write Protection	519
	29.17	Power Management Controller (PMC) User Interface	520
30.	Chip	Identifier (CHIPID)	
	30.1	Description	552



	30.2	Embedded Characteristics	
24			
31.	31.1	Ilel Input/Output Controller (PIO) Description	
	31.2	Embedded Characteristics	
	31.3	Block Diagram	
	31.4	Product Dependencies	
	31.5	Functional Description	
	31.6	I/O Lines Programming Example	
	31.7	Parallel Input/Output Controller (PIO) User Interface	
32.	Svnc	hronous Serial Controller (SSC)	618
	32.1	Description	
	32.2	Embedded Characteristics	
	32.3	Block Diagram	
	32.4	Application Block Diagram	
	32.5	Pin Name List	
	32.6	Product Dependencies	
	32.7	Functional Description	621
	32.8	SSC Application Examples	
	32.9	Synchronous Serial Controller (SSC) User Interface	635
33.	Seria	al Peripheral Interface (SPI)	662
	33.1	Description	
	33.2	Embedded Characteristics	
	33.3	Block Diagram	
	33.4	Application Block Diagram	
	33.5	Signal Description	
	33.6	Product Dependencies	
	33.7	Functional Description	
	33.8	Serial Peripheral Interface (SPI) User Interface	680
34.	Two-	wire Interface (TWI)	696
	34.1	Description	696
	34.2	Embedded Characteristics	
	34.3	List of Abbreviations	697
	34.4	Block Diagram	697
	34.5	Application Block Diagram	698
	34.6	Product Dependencies	698
	34.7	Functional Description	700
	34.8	Master Mode	701
	34.9	Multi-master Mode	713
	34.10	Slave Mode	716
	34.11	Two-wire Interface (TWI) User Interface	723
35.	Unive	ersal Asynchronous Receiver Transmitter (UART)	738
	35.1	Description	738
	35.2	Embedded Characteristics	
	35.3	Block Diagram	738
	35.4	Product Dependencies	739
	35.5	UART Operations	739



	35.6	Universal Asynchronous Receiver Transmitter (UART) User Interface	745
36.	Universal Synchronous Asynchronous Receiver Transceiver		
	(USA	ART)	756
	36.1	Description	756
	36.2	Embedded Characteristics	756
	36.3	Block Diagram	757
	36.4	Application Block Diagram	758
	36.5	I/O Lines Description.	759
	36.6	Product Dependencies	760
	36.7	Functional Description	761
	36.8	Universal Synchronous Asynchronous Receiver Transmitter (
		USART) User Interface	792
37.	Time	r Counter (TC)	829
	37.1	Description	
	37.2	Embedded Characteristics	
	37.3	Block Diagram.	
	37.4	Pin Name List	
	37.5	Product Dependencies	
	37.6	Functional Description	
	37.7	Timer Counter (TC) User Interface	
38.	_	Speed MultiMedia Card Interface (HSMCI)	
	38.1	Description	
	38.2	Embedded Characteristics	
	38.3	Block Diagram.	
	38.4	Application Block Diagram	
	38.5	Pin Name List	
	38.6	Product Dependencies	
	38.7	Bus Topology	
	38.8	High Speed MultiMedia Card Operations	
	38.9	SD/SDIO Card Operation	
		CE-ATA Operation	
		HSMCI Boot Operation Mode	
		HSMCI Transfer Done Timings	
		Register Write Protection	
	38.14	High Speed MultiMedia Card Interface (HSMCI) User Interface	901
39.	Pulse	e Width Modulation Controller (PWM)	928
	39.1	Description	
	39.2	Embedded Characteristics	928
	39.3	Block Diagram	929
	39.4	I/O Lines Description	930
	39.5	Product Dependencies	931
	39.6	Functional Description	933
	39.7	Pulse Width Modulation Controller (PWM) User Interface	954
40.	USB	Device Port (UDP)	1002
	40.1	Description	
	40.2	Embedded Characteristics	
	40.3	Block Diagram	



	40.4	Product Dependencies	1003
	40.5	Typical Connection	1005
	40.6	Functional Description	1006
	40.7	USB Device Port (UDP) User Interface	1019
41.	Anal	og Comparator Controller (ACC)	. 1044
	41.1	Description	1044
	41.2	Embedded Characteristics	1044
	41.3	Block Diagram	1045
	41.4	Pin Name List	1045
	41.5	Product Dependencies	1046
	41.6	Functional Description	1047
	41.7	Analog Comparator Controller (ACC) User Interface	1048
42.	Anal	og-to-Digital Converter (ADC)	. 1059
	42.1	Description	1059
	42.2	Embedded Characteristics	1060
	42.3	Block Diagram	1061
	42.4	Signal Description	1062
	42.5	Product Dependencies	1063
	42.6	Functional Description	1064
	42.7	Analog-to-Digital Converter (ADC) User Interface	1075
43.	Digita	al-to-Analog Converter Controller (DACC)	. 1099
	43.1	Description	1099
	43.2	Embedded Characteristics	1099
	43.3	Block Diagram	1100
	43.4	Signal Description	1100
	43.5	Product Dependencies	1101
	43.6	Functional Description	
	43.7	Digital-to-Analog Converter (DACC) User Interface	1105
44.	Elect	trical Characteristics	. 1122
	44.1	Absolute Maximum Ratings	1122
	44.2	Recommended Opeating Conditions	
	44.3	DC Characteristics	1123
	44.4	Power Consumption	1129
	44.5	Oscillator Characteristics	1144
	44.6	PLLA, PLLB Characteristics	1149
	44.7	USB Transceiver Characteristics	1150
	44.8	12-bit ADC Characteristics	1153
	44.9	12-bit DAC Characteristics	1162
	44.10	Analog Comparator Characteristics	1164
		Temperature Sensor	
	44.12	AC Characteristics	1165
45.	Mech	hanical Characteristics	. 1184
	45.1	Soldering Profile	1195
	45.2	Packaging Resources	1195
46.	Errat	ta	. 1196
		Errata SAM4SD32/SD16/SA16/S16/S8 Rev. A Parts	1196



	46.2	Errata SAM4S4/S2 Rev. A Parts	199
47.	Orde	ering Information	201
48.	Revis	sion History	205
Tal	ble of	Contents	i















Atmel Corporation

1600 Technology Drive, San Jose, CA 95110 USA

T: (+1)(408) 441.0311

F: (+1)(408) 436.4200

www.atmel.com

© 2014 Atmel Corporation. / Rev.: Atmel-11100G-ATARM-SAM4S-Datasheet_27-May-14.

Atmel[®], Atmel logo and combinations thereof, Enabling Unlimited Possibilities[®], SAM-BA[®], QTouch[®] and others are registered trademarks or trademarks of Atmel Corporation in U.S. and other countries. ARM[®], Cortex[™], Thumb[®] -2 and others are registered trademarks or trademarks of ARM Ltd. Windows[®] and others are registered trademarks or trademarks of Microsoft Corporation in the US and/or other countries. Other terms and product names may be trademarks of others.

DISCLAIMER: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN THE ATMEL TERMS AND CONDITIONS OF SALES LOCATED ON THE ATMEL WEB SITE, ATMEL ASSUMES NO LI ABILITY WHATSOEVER AND DISCLAIMS ANY EXPIRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS AND PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warr anties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and products descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided of herwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

SAFETY-CRITICAL, MILITARY, AND AUTOMOTIVE APPLICATIONS DISCLAIMER: Atmel products are not designed for and will not be used in connection with any applications where the failure of such products would reasonably be expected to result in significant personal injury or death ("Safety-Critical Applications") without an Atmel officer's specific written consent. Safety-Critical Applications include, without limitation, life support devices and systems, equipment or systems for the operation of nuclear facilities and weapons sy stems. Atmel products are not designed nor intended for use in military or aerospace applications or environments unless specifically designated by Atmel as military-grade. Atmel products are not designed nor intended for use in automotive applications unless specifically designated by Atmel as automotive-grade.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Atmel:

ATSAM4S16CA-AU ATSAM4S16BA-MU ATSAM4S16BA-AU ATSAM4S16BA-MUR ATSAM4SBA-AU

ATSAM4SCA-AU ATSAM4SD32CA-CFU ATSAM4SD32CA-CFUR ATSAM4SA16BA-AU ATSAM4SD32CA-AUR

ATSAM4SD16CA-AU ATSAM4SA16CA-AU ATSAM4SD32BA-AU ATSAM4SD32CA-AU ATSAM4SA16CA-AUR

ATSAM4SD32BA-AUR ATSAM4SA16BA-AUR ATSAM4SD16CA-AUR ATSAM4SBA-AUR ATSAM4S16CA-AUR ATSAM4S16BA-AUR