



### 3.3V CMOS OCTAL BUFFER/LINE DRIVER

**IDT74FCT3244/A**

#### FEATURES:

- 0.5 MICRON CMOS Technology
- ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)
- $V_{CC} = 3.3V \pm 0.3V$ , Normal Range
- $V_{CC} = 2.7V$  to  $3.6V$ , Extended Range
- CMOS power levels ( $0.4\mu W$  typ. static)
- Rail-to-Rail output swing for increased noise margin
- Available in QSOP, SOIC, SSOP, and TSSOP packages


#### DESCRIPTION:

The FCT3244/A octal buffer/line drivers are built using advanced dual metal CMOS technology. These high-speed, low-power buffers are designed to be used as memory data and address drivers, clock drivers, and bus-oriented transmitter/receivers. The three-state controls are designed to operate these devices in a dual-nibble or single-byte mode. All inputs are designed with hysteresis for improved noise margin.

#### FUNCTIONAL BLOCK DIAGRAM



## PIN CONFIGURATION



TOP VIEW

Package Type	Package Code	Order Code
QSOP	PCG20	QG
SOIC	PSG20	SOG
TSSOP	PGG20	PGG
SSOP	PYG20	PYG

## ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Symbol	Description	Max	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
VTERM <sup>(3)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7	V
VTERM <sup>(4)</sup>	Terminal Voltage with Respect to GND	-0.5 to Vcc+0.5	V
TSTG	Storage Temperature	-65 to +150	°C
IOUT	DC Output Current	-60 to +60	mA

### NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- Vcc terminals.
- Input terminals.
- Outputs and I/O terminals.

## CAPACITANCE (TA = +25°C, F = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Typ.	Max.	Unit
CIN	Input Capacitance	VIN = 0V	3.5	6	pF
COUT	Output Capacitance	VOUT = 0V	4	8	pF

### NOTE:

- This parameter is measured at characterization but not tested.

## PIN DESCRIPTION

Pin Names	Description
xOE	3-State Output Enable Inputs (Active LOW)
xAx	Data Inputs
xYx	3-State Outputs

## FUNCTION TABLE<sup>(1)</sup>

Inputs		Outputs
xOE	xAx	xYx
L	L	L
L	H	H
H	X	Z

### NOTE:

- H = HIGH Voltage Level  
X = Don't Care  
L = LOW Voltage Level  
Z = High Impedance

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Industrial:  $T_A = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ ,  $V_{CC} = 2.7\text{V}$  to  $3.6\text{V}$

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Typ. <sup>(2)</sup>	Max.	Unit
V <sub>IH</sub>	Input HIGH Level (Input pins)	Guaranteed Logic HIGH Level		2	—	5.5	V
	Input HIGH Level (I/O pins)			2	—	V <sub>CC</sub> +0.5	
V <sub>IL</sub>	Input LOW Level (Input and I/O pins)	Guaranteed Logic LOW Level		-0.5	—	0.8	V
I <sub>IH</sub>	Input HIGH Current (Input pins)	V <sub>CC</sub> = Max.	V <sub>I</sub> = 5.5V	—	—	±1	μA
	Input HIGH Current (I/O pins)		V <sub>I</sub> = V <sub>CC</sub>	—	—	±1	
I <sub>IL</sub>	Input LOW Current (Input pins)		V <sub>I</sub> = GND	—	—	±1	
	Input LOW Current (I/O pins)		V <sub>I</sub> = GND	—	—	±1	
I <sub>OZH</sub>	High Impedance Output Current (3-State Output pins)	V <sub>CC</sub> = Max.	V <sub>O</sub> = V <sub>CC</sub>	—	—	±1	μA
			V <sub>O</sub> = GND	—	—	±1	
V <sub>IK</sub>	Clamp Diode Voltage	V <sub>CC</sub> = Min., I <sub>IN</sub> = -18mA		—	-0.7	-1.2	V
I <sub>ODH</sub>	Output HIGH Current	V <sub>CC</sub> = 3.3V, V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> , V <sub>O</sub> = 1.5V <sup>(3)</sup>		-36	-60	-110	mA
I <sub>ODL</sub>	Output LOW Current	V <sub>CC</sub> = 3.3V, V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> , V <sub>O</sub> = 1.5V <sup>(3)</sup>		50	90	200	mA
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min. V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OH</sub> = -0.1mA	V <sub>CC</sub> -0.2	—	—	V
			I <sub>OH</sub> = -3mA	2.4	3	—	
		V <sub>CC</sub> = 3V V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OH</sub> = -8mA	2.4 <sup>(5)</sup>	3	—	
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min. V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OL</sub> = 0.1mA	—	—	0.2	V
			I <sub>OL</sub> = 16mA	—	0.2	0.4	
			I <sub>OL</sub> = 24mA	—	0.3	0.55	
		V <sub>CC</sub> = 3V V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OL</sub> = 24mA	—	0.3	0.5	
I <sub>OS</sub>	Short Circuit Current <sup>(4)</sup>	V <sub>CC</sub> = Max., V <sub>O</sub> = GND <sup>(3)</sup>		-60	-135	-240	mA
V <sub>H</sub>	Input Hysteresis	—		—	150	—	mV
I <sub>CCL</sub> I <sub>CCH</sub> I <sub>CCZ</sub>	Quiescent Power Supply Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = GND or V <sub>CC</sub>		—	0.1	10	μA

### NOTES:

1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at V<sub>CC</sub> = 3.3V, +25°C ambient and maximum loading.
3. Not more than one output should be tested at one time. Duration of the test should not exceed one second.
4. This parameter is guaranteed but not tested.
5. V<sub>OH</sub> = V<sub>CC</sub> - 0.6V at rated current.

## POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Typ. <sup>(2)</sup>	Max.	Unit
I <sub>CC</sub>	Quiescent Power Supply Current	V <sub>CC</sub> = Max.	V <sub>IN</sub> = V <sub>CC</sub> - 0.6V	—	2	30	μA
I <sub>CCD</sub>	Dynamic Power Supply Current <sup>(4)</sup>	V <sub>CC</sub> = Max. Outputs Open x <sub>OE</sub> = GND One Input Toggling 50% Duty Cycle	V <sub>IN</sub> = V <sub>CC</sub> V <sub>IN</sub> = GND	—	60	85	μA/ MHz
I <sub>C</sub>	Total Power Supply Current <sup>(6)</sup>	V <sub>CC</sub> = Max. Outputs Open f <sub>i</sub> = 10MHz 50% Duty Cycle x <sub>OE</sub> = GND One Bit Toggling	V <sub>IN</sub> = V <sub>CC</sub> V <sub>IN</sub> = GND	—	0.6	0.9	mA
			V <sub>IN</sub> = V <sub>CC</sub> - 0.6V V <sub>IN</sub> = GND	—	0.6	0.9	
		V <sub>CC</sub> = Max. Outputs Open f <sub>i</sub> = 2.5MHz 50% Duty Cycle x <sub>OE</sub> = GND Eight Bits Toggling	V <sub>IN</sub> = V <sub>CC</sub> V <sub>IN</sub> = GND	—	1.2	1.7 <sup>(5)</sup>	
			V <sub>IN</sub> = V <sub>CC</sub> - 0.6V V <sub>IN</sub> = GND	—	1.2	1.8 <sup>(5)</sup>	

### NOTES:

1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical values are at V<sub>CC</sub> = 3.3V, +25°C ambient.

3. Per TTL driven input. All other inputs at V<sub>CC</sub> or GND.

4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.

5. Values for these conditions are examples of ΔI<sub>CC</sub> formula. These limits are guaranteed but not tested.

6. I<sub>C</sub> = I<sub>QUIESCENT</sub> + I<sub>INPUTS</sub> + I<sub>DYNAMIC</sub>

I<sub>C</sub> = I<sub>CC</sub> + ΔI<sub>CC</sub> D<sub>H</sub>N<sub>T</sub> + I<sub>CCD</sub> (f<sub>CP</sub>N<sub>CP</sub>/2 + f<sub>i</sub>N<sub>i</sub>)

I<sub>CC</sub> = Quiescent Current (I<sub>CC</sub>, I<sub>CCH</sub>, and I<sub>CCZ</sub>)

ΔI<sub>CC</sub> = Power Supply Current for a TTL High Input

D<sub>H</sub> = Duty Cycle for TTL Inputs High

N<sub>T</sub> = Number of TTL Inputs at D<sub>H</sub>

I<sub>CCD</sub> = Dynamic Current caused by an Input Transition Pair (HLH or LHL)

f<sub>CP</sub> = Clock Frequency for register devices (zero for non-register devices)

N<sub>CP</sub> = Number of clock inputs at f<sub>CP</sub>

f<sub>i</sub> = Input Frequency

N<sub>i</sub> = Number of Inputs at f<sub>i</sub>

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE<sup>(1)</sup>

Symbol	Parameter	Condition <sup>(2)</sup>	74FCT3244		74FCT3244A		Unit
			Min. <sup>(3)</sup>	Max.	Min. <sup>(3)</sup>	Max.	
t <sub>PLH</sub>	Propagation Delay	C <sub>L</sub> = 50pF R <sub>L</sub> = 500Ω	1.5	6.5	1.5	4.8	ns
t <sub>PHL</sub>	x <sub>A</sub> x to x <sub>Y</sub> x						
t <sub>PZH</sub>	Output Enable Time		1.5	8	1.5	6.2	
t <sub>PZL</sub>							
t <sub>PHZ</sub>	Output Disable Time	1.5	7	1.5	5.6	ns	
t <sub>PLZ</sub>							


### NOTES:

1. Propagation Delays and Enable/Disable times are with V<sub>CC</sub> = 3.3V ±0.3V, Normal Range. For V<sub>CC</sub> = 2.7V to 3.6V, Extended Range, all Propagation Delays and Enable/Disable times should be degraded by 20%.


2. See test circuit and waveforms.

3. Minimum limits are guaranteed but not tested on Propagation Delays.


## TEST CIRCUITS AND WAVEFORMS



*Test Circuits for All Outputs*



*Set-Up, Hold, and Release Times*




*Propagation Delay*

## SWITCH POSITION

Test	Switch
Open Drain Disable Low Enable Low	6V
Disable High Enable High	GND
All Other Tests	Open

### DEFINITIONS:

CL = Load capacitance: includes jig and probe capacitance.  
RT = Termination resistance: should be equal to ZOUT of the Pulse Generator.



*Pulse Width*



*Enable and Disable Times*

### NOTES:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
2. Pulse Generator for All Pulses: Rate  $\leq 1.0\text{MHz}$ ;  $Z_o \leq 50\Omega$ ;  $t_r \leq 2.5\text{ns}$ ;  $t_f \leq 2.5\text{ns}$ .
3. If Vcc is below 3V, input voltage swings should be adjusted not to exceed Vcc.

## ORDERING INFORMATION



## Orderable Part Information

Speed (ns)	Orderable Part ID	Pkg. Code	Pkg. Type	Temp. Grade
A	74FCT3244APGG	PGG20	TSSOP	I
	74FCT3244APGG8	PGG20	TSSOP	I
	74FCT3244APYG	PYG20	SSOP	I
	74FCT3244APYG8	PYG20	SSOP	I
	74FCT3244AQG	PCG20	QSOP	I
	74FCT3244AQG8	PCG20	QSOP	I
	74FCT3244ASOG	PSG20	SOIC	I
	74FCT3244ASOG8	PSG20	SOIC	I

Speed (ns)	Orderable Part ID	Pkg. Code	Pkg. Type	Temp. Grade
	74FCT3244PGG	PGG20	TSSOP	I
	74FCT3244PGG8	PGG20	TSSOP	I
	74FCT3244PYG	PYG20	SSOP	I
	74FCT3244PYG8	PYG20	SSOP	I
	74FCT3244QG	PCG20	QSOP	I
	74FCT3244QG8	PCG20	QSOP	I
	74FCT3244SOG	PSG20	SOIC	I
	74FCT3244SOG8	PSG20	SOIC	I

## Datasheet Document History

09/30/2009	Pg. 6	Updated the ordering information by removing the "IDT" notation and non RoHS part.
08/31/2011	Pg. 6	Added PGG to ordering information.
07/31/2017	Pg. 2, 6	Added table under pin configuration diagram with detailed package information. Updated the ordering information diagram adding Tube, Tape and Reel. Added new table of orderable part information.
05/23/2018	Pg. 6	Updated new table of orderable part information.



**CORPORATE HEADQUARTERS**  
6024 Silver Creek Valley Road  
San Jose, CA 95138

**for SALES:**  
800-345-7015 or 408-284-8200  
fax: 408-284-2775  
www.idt.com

**for Tech Support:**  
logichelp@idt.com