



2.5A, Single-Cell, Switch Mode Battery Charger with Power Path Management (PPM) and 2.4A System Boost Current

#### DESCRIPTION

The MP2637A is a highly-integrated, flexible, switch-mode battery charger with system power path management designed for single-cell Liion or Li-polymer batteries for use in a wide range of applications.

The MP2637A can operate in both charge mode and boost mode to allow for full system and battery power management.

When the input power is present, the MP2637A operates in charge mode. The MP2637A detects the battery voltage automatically and charges the battery in three phases: trickle current, constant current, and constant voltage. Other features include charge termination and auto-recharge. The MP2637A also integrates both input current limit and input voltage regulation to manage the input power and meet the system power demand priority.

In the absence of an input source, the MP2637A switches to boost mode through MODE to power the SYS pins from the battery. The OLIM pin programs the output current limit in boost mode. The MP2637A also allows for output short-circuit protection (SCP) to disconnect the battery completely from the load in the event of a short-circuit fault. Normal operation resumes once the short-circuit fault is removed. The MP2637A provides full operating status indication to distinguish charge mode from boost mode.

To guarantee safe operation, the MP2637A limits the die temperature to a preset value of 120°C. Other safety features include input overvoltage protection (OVP), battery over-voltage protection (OVP), thermal shutdown, battery temperature monitoring, and a programmable timer to prevent prolonged charging of a dead battery.

The MP2637A is available in a QFN-24 (4mmx4mm) package.

#### **FEATURES**


- Up to 16V Sustainable Input Voltage
- 4.5V to 6V Operating Input Voltage Range
- Power Management Function, Integrated Input Current Limit, Input Voltage Regulation
- Up to 2.5A Programmable Charge Current
- Trickle-Charge Function
- Selectable 4.20V/4.055V Charge Voltage with 0.5% Accuracy
- Negative Temperature Coefficient Pin (NTC) for Battery Temperature Monitoring
- Programmable Timer Back-Up Protection
- Thermal Regulation and Thermal Shutdown
- Internal Battery Reverse Leakage Blocking
- Integrated Over-Voltage Protection (OVP) and Over-Current Protection (OCP) for Pass-Through Path
- Reverse Boost Operation Mode for System Power
- Up to 2.4A Programmable Output Current Limit for Boost Mode
- Integrated Short-Circuit Protection (SCP) and Output Over-Voltage Protection (OVP) for Boost Mode
- Available in a QFN-24 (4mmx4mm) Package

#### APPLICATIONS

- Sub-Battery Applications
- Power-Bank Applications for Smartphones, Tablet, and Other Portable Devices

All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For MPS green status, please visit the MPS website under Quality Assurance. "MPS" and "The Future of Analog IC Technology" are registered trademarks of Monolithic Power Systems, Inc.

## TYPICAL APPLICATION



#### \*NOTES:

- R<sub>OLIM</sub> cannot be lower than 47.5kΩ. R<sub>OLIM</sub> is for the boost output current loop setting. Refer to the Application Information section on page 31 for details.
- 2. Place C<sub>SYS</sub> as close to SYS and PGND as possible. The capacitor is recommended to be at least 22µF. C<sub>SYS</sub> + C2 should not be less than 44µF. Ceramic capacitors are recommended; E-caps are not recommended.
- 3. The VCC cap should not exceed 100nF (recommend 47nF or 100nF).
- 4. The inductor should not exceed 2.2μH (recommend 1.5μH or 2.2μH).



**Table 1: Operation Mode** 

Power	Power Source		EN Operating Mode			Q1, Q2	03	Q4
VIN	PWIN	MODE   EN		Operating Mode	ACOK	Q1, Q2	Q3	34
V <sub>IN</sub> > V <sub>BATT</sub> +	0.8V < PWIN <	X	Low	Only pass- through mode	Low	On	Off	Off
300mV	1.15V		High	Charging mode		On	SW	SW
Х	PWIN < 0.8V or PWIN > 1.15V	I limb V		Boost discharge	High	Off	SW	SW
$V_{IN} < V_{BATT} + 300 mV$	X	High	X mode		riigii	Öi	300	5
X	PWIN < 0.8V or PWIN > 1.15V	Low	Х	SYS force-off mode	High	Off	Off	Off
V <sub>IN</sub> < 2V	Х	Low	Х	Sleep mode	High	Off	Off	Off

X: does not matter On: fully turn on Off: fully off SW: switching

#### ORDERING INFORMATION

Part Number*	Package	Top Marking
MP2637AGR	QFN-24 (4mmx4mm)	See Below

<sup>\*</sup> For Tape & Reel, add suffix –Z (e.g. MP2637AGR–Z)

#### **TOP MARKING**


MPSYWW M2637A LLLLLL

MPS: MPS prefix Y: Year code WW: Week code

M2637A: First six digits of the part number

LLLLL: Lot number

## **PACKAGE REFERENCE**





<b>ABSOLUTE MAXI</b>	MUM RATINGS (1)
V <sub>VIN</sub>	0.3V to 20V
SYS	0.3V to 6.5V
SW	0.3V (-2V for <20ns) to
	6.5V (8.5V for <20ns)
BATT	0.3V to 6.5V
ACOK, CHG, BOOST	0.3V to 6.5V
All other pins	0.3V to 6.5V
	150°C
Lead temperature	260°C
Continuous power dissip	pation $(T_A = +25^{\circ}C)^{(2)}$
	2.97W
	150°C
	65°C to +150°C
Recommended Oper	rating Conditions (3)
	4.5V to 6V
Battery voltage (V <sub>BATT</sub> )	2.5V to 4.35V
	. (T <sub>1</sub> )40°C to +125°C

Thermal Resistance	:e <sup>(4)</sup> <b> </b>	4 <b>0</b> J0	
QFN-24 (4mmx4mm)	42	9	°C/W

#### NOTES:

- 1) Exceeding these ratings may damage the device.
- 2) The maximum allowable power dissipation is a function of the maximum junction temperature  $T_J$  (MAX), the junction-to-ambient thermal resistance  $\theta_{JA}$ , and the ambient temperature  $T_A$ . The maximum allowable continuous power dissipation at any ambient temperature is calculated by  $P_D$  (MAX) =  $(T_J$  (MAX)- $T_A$ )/ $\theta_{JA}$ . Exceeding the maximum allowable power dissipation produces an excessive die temperature, causing the regulator to go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- The device is not guaranteed to function outside of its operating conditions.
- 4) Measured on JESD51-7, 4-layer PCB.



## **ELECTRICAL CHARACTERISTICS**

 $V_{IN} = 5.0V$ ,  $T_A = 25$ °C, unless otherwise noted.

Parameter	Symbol	Condition	Min	Тур	Max	Units	
IN-to-SYS N-FET on resistance	R <sub>IN</sub> to SYS	VCC = 5V		65		mΩ	
High-side P-FET on resistance	R <sub>H_Ds</sub>	VCC = 5V		30		mΩ	
Low-side N-FET on resistance	R <sub>L_DS</sub>	VCC = 5V		30		mΩ	
High-side P-FET peak current	I <sub>PEAK_HS</sub>	CC charge mode/boost mode		6.5		Α	
		TC charge mode		3.2		Α	
Low-side N-FET peak current limit	IPEAK_LS			6.3		А	
Switching frequency	f <sub>sw</sub>		510	620	720	kHz	
VCC UVLO	Vcc_uvlo		1.95	2.15	2.35	V	
VCC UVLO hysteresis				100		mV	
PWIN lower threshold	V <sub>PWIN_L</sub>	Rising	0.72	0.77	0.82	V	
Lower threshold hysteresis				50		mV	
PWIN upper threshold	V <sub>PWIN_H</sub>	Rising	1.05	1.10	1.15	V	
Upper threshold hysteresis				50		mV	
Charge Mode							
Input quiescent current	I	EN = 5V, battery floating			2.5	mA	
	lin	EN = 0V			1.5	mA	
Input current limit		$R_{ILIM} = 100k\Omega$	400	450	500	mA	
	I <sub>IN_LIMIT</sub>	$R_{ILIM} = 56k\Omega$	720	810	900		
		R <sub>ILIM</sub> = 16.5kΩ	2400	2700	3000		
Input over-current threshold	I <sub>IN(OCP)</sub>			4.2		Α	
Input over-current blanking time (5)	TINOCBLK			120		μs	
Input over-current recover time (5)	TINRECVR			100		ms	
		Connect VB to GND	4.179	4.200	4.221		
Terminal battery voltage	V <sub>BATT_FULL</sub>	Leave VB floating or connect to logic high	4.034	4.055	4.075	V	
		Connect to VB to GND	3.98	4.04	4.10		
Recharge threshold	VRECH	Leave VB floating or connect to logic high	3.84	3.90	3.96	V	
Recharge threshold hysteresis				150		mV	
Battery over-voltage threshold		As a percentage of VBATT_FULL		102.5%		V <sub>BATT</sub> _ FULL	
		RS1 = $20m\Omega$ , $R_{ISET} = 120k\Omega$	850	1000	1150		
Constant charge (CC) current	Icc	RS1 = $20m\Omega$ , R <sub>ISET</sub> = $60.4k\Omega$	1725	1987	2250	mA	
		RS1 = $20m\Omega$ , RISET = $47.5k\Omega$	2225	2525	2825		
Trickle charge current	Iтс		125	250		mA	
		Connect to VB to GND	2.9	3.0	3.1	V	
Trickle charge voltage threshold	Vватт_тс	Leave VB floating or connect to high logic	2.8	2.9	3.0		



# **ELECTRICAL CHARACTERISTICS** (continued) $V_{IN} = 5.0V$ , $T_A = 25$ °C, unless otherwise noted.

Parameter	Symbol	Condition	Min	Тур	Max	Units
Trickle charge hysteresis				200		mV
Termination charge current	I	RS1 = $20m\Omega$ , $R_{ISET} = 60.4k\Omega$	2.5%	10%	17.5%	Icc
Termination charge current	<b>I</b> BF	RS1 = $20m\Omega$ , R <sub>ISET</sub> = $47.5k\Omega$	2.5%	10%	17.5%	Icc
Input-voltage-regulation reference	$V_{REG}$		1.13	1.15	1.17	٧
Boost Mode						
SYS voltage range			4.2		6	V
Feedback voltage			1.13	1.15	1.17	V
Feedback input current		V <sub>FB</sub> = 1V			200	nA
Boost SYS over-voltage protection threshold	Vsys(ovp)	Threshold over V <sub>SYS</sub> to turn off the converter during boost mode	5.40	5.55	5.70	٧
SYS over-voltage protection threshold hysteresis		Vsys falling from Vsys(OVP)		125		mV
Boost quiescent current		Isys = 0A, MODE = 5V			1.4	mA
Programmable boost output	l	RS1 = $20m\Omega$ , $R_{OLIM} = 57.6k\Omega$ 1.875 2	2.083	2.290	Α	
current limit accuracy	I <sub>OLIM</sub>	RS1 = $20m\Omega$ , R <sub>OLIM</sub> = $51k\Omega$	2.1			
SYS over-current blanking time	TSYSOCBLK			120		μs
SYS over-current recover time (5)	TSYSRECVR			1		ms
Wools bottoms throughold	V <sub>BATT</sub> (LOW)	During boosting		2.40		V
Weak battery threshold		Before boost starts		2.75	2.90	V
Sleep Mode						
Battery leakage current	ILEAKAGE	V <sub>BATT</sub> = 4.2V, SYS floating, V <sub>IN</sub> = 0V, MODE = 0V		15	30	μΑ
Indication and Logic						
ACOK, CHG, BOOST pin output low voltage		Sinking 1.5mA			400	mV
ACOK, CHG, BOOST pin leakage current		Connected to 5V			1	μΑ
NTC and time-out fault blinking frequency (5)		C <sub>TMR</sub> = 0.1µF, I <sub>CHG</sub> = 1A		12.5		Hz
EN input logic low voltage					0.4	V
EN input high voltage			1.4			V
Mode input logic low voltage					0.4	V
Mode input logic high voltage			1.4			V



# ELECTRICAL CHARACTERISTICS (continued) $V_{IN} = 5.0V$ , $T_A = 25$ °C, unless otherwise noted.

Parameter	Symbol	Condition	Min	Тур	Max	Units
Protection						
Total charge time		$C_{TMR} = 0.1 \mu F$ , $I_{CHG} = 1A$		336		min
NTC low temp, rising threshold			65.6%	66.6%	67.6%	
NTC low temp, rising threshold hysteresis		R <sub>NTC</sub> = NCP18XH103 (0°C)		1.0%		.,
NTC high temp, rising threshold			34%	35%	36%	$V_{SYS}$
NTC high temp, rising threshold hysteresis		R <sub>NTC</sub> = NCP18XH103 (50°C)		1.0%		
Charging current foldback threshold (5)		Charge mode		120		°C
Thermal shutdown threshold (5)				150		°C


#### NOTES:

5) Guaranteed by design.



#### TYPICAL CHARACTERISTICS

 $C_{IN} = C_{BATT} = C_{SYS} = C2 = 22\mu F$ , L1 = 2.2 $\mu$ H, RS1 = 20m $\Omega$ , C4 = C<sub>TMR</sub> = 0.1 $\mu$ F, battery simulator, unless otherwise noted.







#### TYPICAL PERFORMANCE CHARACTERISTICS


For Charge Mode:  $V_{IN} = 5V$ ,  $I_{CHG} = 2.5A$ ,  $L_{IN\_LIM} = 2.7A$ ,  $I_{SYS} = 0A$ 

For Boost Mode: VBATT = 3.7V, VSYS\_SET = 5V, IOLIM = 2.1A

 $C_{\text{IN}} = C_{\text{BATT}} = C_{\text{SYS}} = C2 = 22 \mu \text{F}$ , L1 = 2.2 $\mu$ H, RS1 = 20m $\Omega$ , C4 = C<sub>TMR</sub> = 0.1 $\mu$ F, battery simulator, unless otherwise noted.










## TYPICAL PERFORMANCE CHARACTERISTICS (continued)


For Charge Mode:  $V_{IN} = 5V$ ,  $I_{CHG} = 2.5A$ ,  $L_{IN\_LIM} = 2.7A$ ,  $I_{SYS} = 0A$ 


For Boost Mode: VBATT = 3.7V, VSYS SET = 5V, IOLIM = 2.1A

 $C_{\text{IN}} = C_{\text{BATT}} = C_{\text{SYS}} = C2 = 22 \mu \text{F}, \text{ L1} = 2.2 \mu \text{H}, \text{ RS1} = 20 \text{m}\Omega, \text{ C4} = C_{\text{TMR}} = 0.1 \mu \text{F}, \text{ battery simulator,}$ 


unless otherwise noted.








# EN Off, Charge Mode VBATT\_FULL=4.2V, VBATT=3.7V?? ICHG=2.5A EN 5V/div. CHG 2V/div. VBATT 2 1V/div. IBATT 2 2A/div. 100µs/div.




Input Current Limit,



# Input Over-Voltage Protection, Charge Mode

V<sub>IN</sub>=5V to 6.5V, V<sub>BATT</sub>=3.7V, Enabled Charger







#### TYPICAL PERFORMANCE CHARACTERISTICS (continued)


For Charge Mode:  $V_{IN} = 5V$ ,  $I_{CHG} = 2.5A$ ,  $L_{IN\_LIM} = 2.7A$ ,  $I_{SYS} = 0A$ 

For Boost Mode: VBATT = 3.7V, VSYS SET = 5V, IOLIM = 2.1A

 $C_{\text{IN}} = C_{\text{BATT}} = C_{\text{SYS}} = C2 = 22 \mu F$ , L1 = 2.2 $\mu$ H, RS1 = 20m $\Omega$ , C4 = C<sub>TMR</sub> = 0.1 $\mu$ F, battery simulator, unless otherwise noted.











# TYPICAL PERFORMANCE CHARACTERISTICS (continued)


For Charge Mode:  $V_{IN} = 5V$ ,  $I_{CHG} = 2.5A$ ,  $L_{IN\_LIM} = 2.7A$ ,  $I_{SYS} = 0A$ 

For Boost Mode: VBATT = 3.7V, VSYS SET = 5V, IOLIM = 2.1A

 $C_{\text{IN}} = C_{\text{BATT}} = C_{\text{SYS}} = C2 = 22 \mu \text{F}$ , L1 = 2.2 $\mu$ H, RS1 = 20m $\Omega$ , C4 = C<sub>TMR</sub> = 0.1 $\mu$ F, battery simulator, unless otherwise noted.









## **PIN FUCTIONS**

Pin#	Name	Description
1, 23, 24	PGND	Power ground.
2	CHG	Charge completion indicator. CHG at logic low indicates charge mode. CHG is an open-drain pin when the charge is complete or suspended.
3	BOOST	<b>Boost mode indicator.</b> BOOST at logic low indicates boost mode. BOOST is an opendrain pin during charge mode or sleep mode operation.
4	CSP	Battery charge current sense positive input.
5	BATT	Positive battery terminal/battery charge current sense negative input.
6	AGND	Analog ground.
7	OLIM	Programmable output current limit for boost mode. Connect an external resistor to GND to program the system current in boost mode. $R_{OLIM}$ cannot be lower than $47.5k\Omega$ .
8	ISET	<b>Programmable charge current.</b> Connect an external resistor from ISET to GND to program the charge current.
9	NTC	Negative temperature coefficient (NTC) thermistor.
10	FB	System voltage feedback input.
11	ACOK	Valid input supply indicator. ACOK at logic low indicates the presence of a valid power supply.
12	REG	Input voltage feedback for the input voltage regulation loop. Connect REG to the tap of an external resistor divider from VIN to GND to program the input voltage regulation. Once the voltage at REG drops to the inner threshold, the charge current is reduced to maintain the input voltage at the regulation value.
13	TMR	<b>Oscillator period timer.</b> Connect a timing capacitor between TMR and GND to set the oscillator period. Short TMR to GND to disable the timer function.
14	PWIN	<b>Input pin to detect the presence of valid input power.</b> Pull PWIN to GND to turn off the IN-to-SYS pass-through FET
15	ILIM	<b>Input current set.</b> Connect ILIM to GND with an external resistor to program the input current limit in charge mode.
16	VCC	<b>Internal circuit power supply.</b> Bypass VCC to GND with a ceramic capacitor no higher than 100nF. VCC <i>cannot</i> carry an external load higher than 5mA.
17	VB	<b>Programmable battery-full voltage.</b> Leave VB floating or connect VB to logic high for 4.2V. Connect VB to GND for 4.35V.
10	ΓNI	Charge control input. EN at logic high enables charging. EN at logic low disables
18	EN	charging. EN is active only when $\overline{ACOK}$ is low (input power is OK).
19	MODE	Mode selection. Set MODE to logic high to operate the device in boost mode. Set MODE to logic low to operate the device in sleep mode. MODE is active only when
		ACOK is high (input power is not available).
20	VIN	<b>Adapter input.</b> Place a bypass capacitor close to VIN to prevent large input voltage spikes.
21	SYS	<b>System output.</b> A minimum $22\mu F$ ceramic capacitor is required to be placed as close to SYS and PGND as possible. The total capacitance should not be lower than $44\mu F$ .
22	SW	Switch output node. Do not to place vias on the SW plane during PCB layout.

## **BLOCK DIAGRAM**




Figure 1: Functional Block Diagram in Charge Mode

# **BLOCK DIAGRAM** (continued)





Figure 2: Functional Block Diagram in Boost Mode

## **OPERATION FLOW CHART**



**Figure 3: Mode Selection Flow Chart** 



# **OPERATION FLOW CHART** (continued)




Figure 4: Normal Operation and Fault Protection in Charge Mode

# **OPERATION FLOW CHART** (continued)




Figure 5: Power-Path Management in Charge Mode



# **OPERATION FLOW CHART** (continued)




Figure 6: Operation Flow Chart in Boost Mode



#### START-UP TIME FLOW IN CHARGE MODE

Condition: EN = 5V, MODE = 0V, ACOK and CHG are always pulled up to an external 5V.




Figure 7: Input Power Start-Up Time Flow in Charge Mode

© 2017 MPS. All Rights Reserved.



# START-UP TIME FLOW IN CHARGE MODE (continued)

Condition: EN = 5V, MODE = 0V, ACOK and CHG are always pulled up to an external 5V.




Figure 8: EN Start-Up Time Flow in Charge Mode



# START-UP TIME FLOW IN BOOST MODE (continued)

Condition:  $V_{IN} = 0V$ , Mode = 5V, BOOST is always pulled up to an external constant 5V.




Figure 9: Battery Power Start-Up Time Flow in Boost Mode



# START-UP TIME FLOW IN BOOST MODE (continued)

Condition:  $V_{IN} = 0V$ , BOOST is always pulled up to an external constant 5V.




Figure 10: Mode Start-Up Time Flow in Boost Mode

#### **OPERATION**


The MP2637A is a highly-integrated, flexible, switch-mode battery charger with system power path management designed for single-cell Liion or Li-polymer batteries for use in a wide range of applications. Depending on the status of the input, the MP2637A can operate in three different modes: charge mode, boost mode, or sleep mode.

In charge mode, the MP2637A can work with a single cell Li-ion or Li-polymer battery. In boost mode, the MP2637A boosts the battery voltage to  $V_{\text{SYS\_SET}}$  to power higher voltage system rails. In sleep mode, both charging and boost operations are disabled and the device enters power-saving mode to help reduce the overall power consumption. The MP2637A monitors  $V_{\text{IN}}$  to allow for a smooth transition between different modes of operation.


#### **CHARGE MODE OPERATION**

# Charge Cycle (Trickle Charge → CC Charge → CV Charge)

In charge mode, the MP2637A has five control loops to regulate the input current, input voltage, charge current, charge voltage, and device junction temperature. The MP2637A charges the battery in three phases: trickle current (TC). constant current (CC), and constant voltage (CV). While charge operation is enabled, all five loops are active, but only one determines the IC behavior. A typical battery charge profile is shown in Figure 11a. The charger remains in TC charge mode until the battery voltage reaches the TC-to-CC threshold. Otherwise, the charger enters CC charge mode. When the battery voltage rises to the CV mode threshold. the charger operates in CV mode. Figure 11b shows a typical charge profile when the input current limit loop dominates during CC charge mode. In this case, the charger maximizes the charging current due to the switching mode charging solution, resulting in faster charging than a traditional linear solution.



#### a) Without input current limit



#### b) With input current limit

Figure 11: Typical Battery Charge Profile

#### **Auto-Recharge**

Once the battery charge cycle is completed, the charger remains off. During this time, the system load may consume battery power, or the battery may self-discharge. To ensure that the battery will not deplete, a new charge cycle begins automatically when the battery voltage falls below the auto-recharge threshold and the input power is present. The timer is reset when the auto-recharge cycle begins.

During the off state after the battery is fully charged, if the input power restarts or the EN signal refreshes, the charge cycle starts, and the timer resets, regardless of the battery voltage.

#### **Battery Over-Voltage Protection (OVP)**

The MP2637A has battery over-voltage protection (OVP). If the battery voltage exceeds the battery over-voltage threshold, (102.5% of the battery-full voltage), charging is disabled. Under this condition, an internal  $5k\Omega$  dummy load draws a current from BATT to decrease the battery voltage and protect the battery.

#### **Timer Operation in Charge Mode**

The MP2637A uses an internal timer to terminate the charging. The timer remains active during the charging process. An external capacitor between TMR and GND programs the charge cycle duration. The total charge time can be calculated with Equation (1):

$$\tau_{\text{TOTAL\_TMR}} = \frac{3.4 \times 10^6 \times 1.6 (\text{V}) \times C_{\text{TMR}} (\mu F)}{1.25 \times I_{\text{CHG}} (A) \times \text{RS1} (m\Omega) + 2 (\mu A)} (\text{s}) \quad \text{(1)}$$

# **Negative Temperature Coefficient (NTC) Input for Battery Temperature Monitoring**

The MP2637A has a built-in NTC resistance window comparator which allows the MP2637A to monitor the battery temperature via the thermistor. battery-integrated Connect appropriate resistor from V<sub>SYS</sub> to the NTC pin, and connect the thermistor from the NTC pin to GND. The resistor divider determines the NTC voltage depending on the battery temperature. If the NTC voltage falls outside of the NTC window, the MP2637A stops charging. The charger restarts if the temperature goes back into NTC window range. Please refer to Application Information section on page 30 for the appropriate resistance selection.

#### **Input Current Limiting in Charge Mode (ILIM)**

The MP2637A has a dedicated pin (ILIM) used to program the input current limit. The current at ILIM is a fraction of the input current. The voltage at ILIM indicates the average input current of the switching regulator as determined by the resistor value between ILIM and GND. As the input current approaches the programmed input current limit, the charge current is reduced to give priority to the system power. Determine the input current-limit threshold with Equation (2):

$$I_{ILIM} = \frac{45(k\Omega)}{R_{ILIM}(k\Omega)}(A) \tag{2}$$

#### Input Voltage Regulation in Charge Mode

In charge mode, if the input power source is not sufficient enough to support both the charge current and system load current, the input voltage decreases. As the input voltage approaches the programmed input voltage regulation value, the charge current is reduced to give priority to the system power and

maintain proper regulation of the input voltage. The input voltage can be regulated by a resistor divider from VIN to REG to AGND, according to Equation (3):

$$V_{REG} = V_{IN_{-}R} \times \frac{R5}{R3 + R5} (V)$$
 (3)

Where  $V_{REG}$  is the internal voltage reference (1.15V), and  $V_{IN\_R}$  is the desired regulation voltage.

# Integrated Over-Current Protection (OCP) and Over-Voltage Protection (OVP) for Pass-Through Path

The MP2637A has an integrated IN-to-SYS pass-through path to allow for direct connection of the input voltage to the system, even if charging is disabled. The MP2637A monitors both the input current and voltage continuously. In the event of over-load, the charge current is reduced to ensure priority of the system power requirements.

Additionally, the MP2637A also features input over-current and over-voltage protection for the IN-to-SYS pass-through path.

#### **Input Over-Current Protection (OCP)**

If the total input current exceeds 4.2A, Q2 is controlled linearly to regulate the current (see Figure 12). If the current continues to exceeds 4.2A after 120µs of blanking time, Q2 is turned off. If the input current exceeds 7A, Q2 is turned off almost instantaneously and without any blanking time to protect both Q1 and Q2.

#### Input Over-Voltage Protection (OVP)

The MP2637A uses the PWIN pin to sense the status of the input voltage. When the voltage at PWIN is lower than 0.77V or higher than 1.10V, an invalid input power source is detected by the MP2637A. At this time, the IN-to-SYS pass-through path is turned off. An OVP threshold can be programmed via PWIN to prevent an over-voltage event from occurring on the SYS side when plugging in an incorrect adapter.




Figure 12: Integrated Pass-Through Path

#### **Charge Current Setting**

The external sense resistors (RS1 and  $R_{\rm ISET}$ ), program the battery charge current ( $I_{\rm CHG}$ ). Select  $R_{\rm ISET}$  based on RS1 with Equation (4):

$$I_{CHG}(A) = \frac{2400}{R_{ISET}(k\Omega) \times RS1(m\Omega)}$$
 (4)

#### **Battery Short Protection**

The MP2637A has two current-limit thresholds. CC and CV modes have a peak-current limit threshold of 6.5A, while TC mode has a current-limit threshold of 3.2A. Therefore, the current-limit threshold decreases to 3.2A when the battery voltage drops below the TC threshold. Moreover, the switching frequency also decreases when the BATT voltage drops to 40% of the charge-full voltage.

#### **Thermal Foldback Function**

The MP2637A implements thermal protection to prevent thermal damage to the IC and the surrounding components. An internal thermal sense and feedback loop decrease the programmed charge current automatically when the die temperature reaches 120°C. This function is called charge current thermal foldback. This function protects against thermal damage and can also set the charge current based on requirements rather than worst-case conditions while ensuring safe operation. Furthermore, the MP2637A includes a thermal shutdown protection, where charging stops if the junction temperature rises to 150°C.

#### **Non-Sync Operation Mode**

During charging mode, the MP2637A monitors the total input current flowing from IN to SYS continuously. When the input current is lower than 170mA, the low-side switch operates as a non-synchronous FET.

# Constant-Off-Time Control for Large Duty Charging Operation

The MP2637A has a built-in 600kHz frequency oscillator for the switching frequency. Unlike a traditional fixed frequency, the MP2637A features a constant-off-time control to support the constant-current charge, even when the input voltage is very close to the battery voltage. The MP2637A compares the high-side FET sense current with comp level continuously (see Figure 13). If the sense current does not reach the comp level within the original switching period, the next clock is delayed until the sense current reaches the comp level. As a result, the duty cycle is able to be extended as large as possible.

#### **Full Operation Indication**

The MP2637A integrates indicators for the following conditions shown in Table 2.

The blinking frequency can be calculated with Equation (5):

$$F_{Blinking} = \frac{1(\mu A)}{0.8 \times C_{TMR}(\mu F)}$$
 (5)

**Table 2: Indicator for Each Operation Mode** 

Operation		ACOK	CHG	BOOST
	In Charging		Low	
Charge mode	End of charge, charging disabled, battery OVP	Low	High	High
	NTC fault, timer out		Blinking	
Boost mode		High	High	Low
Sleep mode		High	High	High




Figure 13: Constant-Off-Time Operation Profile

#### **BOOST MODE OPERATION**

#### Low-Voltage Start-Up

The minimum battery voltage required to start up the circuit in boost mode is 2.75V. Initially, when  $V_{SYS}$  is less than  $V_{BATT}$ , the MP2637A works in down mode. In this mode, the synchronous P-channel FET (P-FET) stops switching, and its gate connects to V<sub>BATT</sub> statically. The P-FET stays off for as long as the voltage across the parasitic C<sub>DS</sub> (V<sub>SW</sub>) is lower than  $V_{BATT}$ . When the voltage across  $C_{DS}$ exceeds V<sub>BATT</sub>, the synchronous P-FET enters linear mode, allowing the inductor current to decrease and flow into SYS. Once V<sub>SYS</sub> exceeds  $V_{\text{BATT}}$ , the P-FET gate is released, and normal closed-loop pulse-width modulation (PWM) operation is initiated. In boost mode, the battery voltage can drop as low as 2.40V without affecting circuit operation.

#### SYS Disconnect and Inrush Limiting

The MP2637A allows for true output disconnect by eliminating body diode conduction of the internal P-FET rectifier. V<sub>SYS</sub> can drop to 0V during shutdown, drawing no current from the input source. The MP2637A also allows for inrush current limiting at start-up, minimizing surge currents from the input supply. To optimize the benefits of the output disconnect, avoid connecting an external Schottky diode between SW and SYS.

Board layout is extremely critical for minimizing voltage overshoot at SW due to stray inductance. Keep the output filter capacitor as close as possible to SYS and use very low ESR/ESL ceramic capacitors tied to a good ground plane.

#### **Boost Output Voltage Setting**

In boost mode, the MP2637A programs the output voltage via the external resistor divider at FB and provides built-in output OVP to protect the device and other components against damage when  $V_{\text{SYS}}$  goes beyond 5.55V. Once output over-voltage occurs, the MP2637A turns off the boost converter. When the voltage on  $V_{\text{SYS}}$  drops to a normal level, the boost converter restarts as long as MODE remains in active status.

#### **Boost Output Current Limiting**

The MP2637A integrates a programmable output current limit function in boost mode. If the boost output current exceeds this programmable limit, the output current is limited at this level, and the SYS voltage starts to drop down. OLIM programs the current limit threshold up to 2.4A per Equation (6):

$$I_{OLIM}(A) = \frac{2400}{R_{OLIM}(k\Omega) \times RS1(m\Omega)}$$
 (6)

#### **SYS Output Over-Current Protection (OCP)**

The MP2637A integrates three-phase output OCP.

Phase one (boost mode output current limit):
 When the output current exceeds the programmed output current limit, the output constant current loop controls the output current, the output current remains at its limit of I<sub>OLIM</sub>, and V<sub>SYS</sub> decreases.



- Phase two (down mode): When V<sub>SYS</sub> drops below V<sub>BATT</sub> + 100mV and the output current loop remains in control, the boost converter enters down mode and shuts down after 120µs of blanking time.
- 3. Phase three (short-circuit mode): When V<sub>SYS</sub> drops below 3.75V (2V during boost soft start), the boost converter shuts down immediately once the inductor current reaches the foldback peak current limit of the low-side N-channel FET (N-FET). The boost converter can also recover automatically after a 1ms deglitch period.

#### **Thermal Shutdown Protection**

Thermal shutdown protection is also active in boost mode. Once the junction temperature rises higher than 150°C, the MP2637A enters thermal shutdown. The MP2637A does not resume normal operation until the junction temperature drops below 120°C.

#### **APPLICATION INFORMATION**

#### **Setting the Charge Current in Charge Mode**

In charge mode, both the external sense resistor (RS1) and  $R_{\rm ISET}$  connect to ISET to set the charge current ( $I_{\rm CHG}$ ) of the MP2637A. Given  $I_{\rm CHG}$  and RS1,  $R_{\rm ISET}$  can be calculated with Equation (7):

$$R_{ISET}(k\Omega) = \frac{2400}{I_{CHG}(A) \times RS1(m\Omega)}$$
 (7)

For example, if  $I_{CHG}=2.5A$ , and RS1 =  $20m\Omega$ , then  $R_{ISET}=48k\Omega$ .

# **Setting the Input Current Limiting in Charge Mode**

In charge mode, connect a resistor from ILIM to AGND to program the input current limit. The relationship between the input current limit and setting resistor is shown in Equation (8):

$$R_{ILIM} = \frac{45}{I_{IN-LIM}(A)}(k\Omega)$$
 (8)

Where  $R_{ILIM}$  must exceed 16.5k $\Omega$  so that  $I_{IN\_LIM}$  is in the range of 0A to 2.7A.

For most applications, use  $R_{ILIM} = 50k\Omega$  ( $I_{USB\_LIM} = 900mA$ ) for USB3.0 mode, and use  $R_{ILIM} = 90k\Omega$  ( $I_{USB\_LIM} = 500mA$ ) for USB 2.0 mode.

# **Setting the Input Voltage Range for Different Operation Modes**

A resistive voltage divider from the input to PWIN determines the operating mode of MP2637A and can be calculated with Equation (9):

$$V_{PWIN} = V_{IN} \times \frac{R6}{R4 + R6} (V)$$
 (9)

If the voltage on PWIN is between 0.77V and 1.10V, the MP2637A works in charge mode. When the voltage on PWIN is outside the range of 0.77V to 1.10V and  $V_{\rm IN}$  > 2V, the MP2637A works in boost mode (see Table 1).

For a wide operating range, use a maximum input voltage of 5.74V as the upper threshold for a voltage ratio shown in Equation (10):

$$\frac{V_{PWIN}}{V_{IN}} = \frac{1.10}{5.74} = \frac{R6}{R4 + R6}$$
 (10)

With the given R6, R4 can then be calculated with Equation (11):

$$R4 = \frac{V_{IN} - V_{PWIN}}{V_{PWIN}} \times R6$$
 (11)

For a typical application, start with R6 =  $5.1k\Omega$ . R4 is then  $21.5k\Omega$ .

# Setting the Input Voltage Regulation in Charge Mode

In charge mode, connect a resistor divider from VIN to AGND tapped to REG to program the input voltage regulation. Calculate  $V_{IN\_R}$  with Equation (12):

$$V_{IN_{R}} = V_{REG} \times \frac{R3 + R5}{R5} (V)$$
 (12)

With a given R5, R3 can then be calculated with Equation (13):

$$R3 = \frac{V_{IN_R} - V_{REG}}{V_{REG}} \times R5(V)$$
 (13)

For a preset input voltage regulation value (i.e.: 4.75V), start with R5 =  $5.1k\Omega$ . R3 is then  $15.8k\Omega$ .

#### **NTC Function in Charge Mode**

Figure 14 shows that an internal resistor divider sets the low temperature threshold ( $V_{TL}$ ) and high temperature threshold ( $V_{TH}$ ) at  $66.6\% \cdot V_{SYS}$  and  $35\% \cdot V_{SYS}$ , respectively.




Figure 14: NTC Function Block

For a given NTC thermistor, select an appropriate  $R_{T1}$  and  $R_{T2}$  to set the NTC window with Equation (14) and Equation (15):

$$\frac{V_{TL}}{V_{SYS}} = \frac{R_{T2} / / R_{NTC\_Cold}}{R_{T1} + R_{T2} / / R_{NTC\_Cold}} = TL = 66.6\%$$
 (14)

$$\frac{V_{TH}}{V_{SYS}} = \frac{R_{T2} / / R_{NTC\_Hot}}{R_{T1} + R_{T2} / / R_{NTC\_Hot}} = TH = 35\%$$
 (15)

Where  $R_{\text{NTC\_Hot}}$  is the value of the NTC resistor at the upper bound of its operating temperature range, and  $R_{\text{NTC}}$  cold is its lower bound.

The two resistors,  $R_{T1}$  and  $R_{T2}$ , determine the upper and lower temperature limits independently. This flexibility allows the MP2637A to operate with most NTC resistors for different temperature range requirements.

Calculate  $R_{T1}$  and  $R_{T2}$  with Equation (16) and Equation (17):

$$R_{T1} = \frac{R_{NTC\_Hot} \times R_{NTC\_Cold} \times (TL - TH)}{TH \times TL \times (R_{NTC\_Cold} - R_{NTC\_Hot})}$$
(16)

$$R_{T2} = \frac{(TL - TH) \times R_{NTC\_Cold} \times R_{NTC\_Hot}}{(1 - TL) \times TH \times R_{NTC\_Cold} - (1 - TH) \times TL \times R_{NTC\_Hot}} (17)$$

For example, the NCP18XH103 thermistor has the following electrical characteristics:

- At 0°C,  $R_{NTC Cold} = 27.445k\Omega$
- At 50°C,  $R_{NTC \text{ Hot}} = 4.1601 \text{k}\Omega$ .

Based on Equation (16) and Equation (17),  $R_{T1}$  =  $6.65k\Omega$  and  $R_{T2}$  =  $25.63k\Omega$  are suitable for an NTC window between 0°C and 50°C. Chose approximate values (e.g.  $R_{T1}$  =  $6.65k\Omega$  and  $R_{T2}$  =  $25.5k\Omega$ ).

If no external NTC is available, connect  $R_{T1}$  and  $R_{T2}$  to keep the voltage on NTC within the valid NTC window (e.g.:  $R_{T1} = R_{T2} = 10k\Omega$ ).

For convenience, an NTC thermistor design spreadsheet has been provided.

#### Setting the System Voltage in Boost Mode

In boost mode, the system voltage can be regulated to the customer-required value between 4.2V to 6V by the resistor divider at FB. Calculate  $V_{\text{SYS}}$  with Equation (18):

$$V_{SYS} = 1.15 \times \frac{R1 + R2}{R2}$$
 (18)

Where 1.15V is the voltage reference of SYS. With a typical value for R2 ( $10k\Omega$ ), R1 can be determined with Equation (19):

$$R1 = R2 \times \frac{V_{SYS} - 1.15}{1.15}$$
 (19)

For example, for a 5V system voltage, R2 is  $10k\Omega$ , and R1 is  $33k\Omega$ .

# Setting the Output Current Limit in Boost Mode

In boost mode, connect a resistor from OLIM to AGND to program the output current limit. The relationship between the output current limit and setting resistor is shown in Equation (20):

$$I_{OLIM}(A) = \frac{2400}{R_{OLIM}(k\Omega) \times RS1(m\Omega)}$$
 (20)

The output current limit of the boost can be programmed up to 2.1A (min). Considering a 10% output current limit accuracy, a 2.3A output current limit is required, typically. According to Equation (20), given a  $20m\Omega$  sense resistor, a  $52k\Omega$  R<sub>OLIM</sub> can achieve a 2.3A output current limit.

For safe operation,  $R_{\text{OLIM}}$  cannot be lower than  $47.5 k\Omega$ 

#### Selecting the Inductor

Inductor selection is a trade-off between cost, size, and efficiency. A lower inductance value results in a smaller size but also has higher current ripple, higher magnetic hysteretic losses, and higher output capacitances. However, a higher inductance value results in lower ripple current and smaller output filter capacitors but also has higher inductor DC resistance (DCR) loss. Choose an inductor that does not saturate under the worst-case load condition.

#### 1. Selecting an Inductor in Charge Mode

When the MP2637A works in charge mode (as a buck converter), estimate the required inductance with Equation (21):

$$L = \frac{V_{IN} - V_{BATT}}{\Delta I_{L MAX}} \times \frac{V_{BATT}}{V_{IN} \times f_{SW}}$$
 (21)

Where  $V_{IN}$  is the typical input voltage,  $V_{BATT}$  is the typical CC charge threshold,  $f_S$  is the typical switching frequency, and  $\Delta I_{L\_MAX}$  is the maximum peak-to-peak inductor current (usually designed at 30 - 40% of the CC charge current).

With a typical 5V input voltage, a 35% inductor current ripple at the corner point between the trickle charge and CC charge ( $V_{BATT} = 3V$ , Ichg = 2.5A), the inductance 2.2 $\mu$ H.

#### 2. Selecting an Inductor in Boost Mode

When the MP2637A is in boost mode (as a boost converter), the required inductance value can be calculated with Equation (22), Equation (23), and Equation (24):

$$L = \frac{V_{BATT} \times (V_{SYS} - V_{BATT})}{V_{SYS} \times f_{SW} \times \Delta I_{I_{DMAX}}}$$
(22)

$$\Delta I_{L MAX} = (30\% - 40\%) \times I_{BATT(MAX)}$$
 (23)

$$I_{BATT(MAX)} = \frac{V_{SYS} \times I_{SYS}}{V_{BATT} \times \eta}$$
 (24)

Where  $V_{BATT}$  is the minimum battery voltage,  $f_{SW}$  is the switching frequency, and  $\Delta I_{L\_MAX}$  is the peak-to-peak inductor ripple current (approximately 30% of the maximum battery current  $I_{BATT(MAX)}$ ),  $I_{SYS(MAX)}$  is the system current, and  $\eta$  is the efficiency.

In the worst-case scenario where the battery voltage is 3V, a 30% inductor current ripple, and a typical system voltage ( $V_{SYS} = 5V$ ), the inductance is 1.5µH when the efficiency is 90%.

For best results, use an inductor with an inductance of 2.2µH and a DC current rating no lower than the peak current of the FET. For higher efficiency, minimize the inductor's DC resistance.

#### Selecting the Input Capacitor (C<sub>IN</sub>)

The input capacitor (C<sub>IN</sub>) reduces both the surge current drawn from the input and the switching noise from the device. The input capacitor impedance at the switching frequency should be less than the input source impedance to prevent high-frequency switching current from passing to the input. For best results, ceramic capacitors with X7R dielectrics are recommended for their low ESR and small

temperature coefficients. For most applications, a 22µF capacitor is sufficient.

#### **Selecting the System Capacitor (C<sub>SYS</sub>)**

Select C<sub>SYS</sub> based on the demand of the system current ripple.

#### 1. Selecting a System Cap in Charge Mode

C<sub>SYS</sub> acts as the input capacitor of the buck converter in charge mode. The input current ripple can be calculated with Equation (25):

$$I_{\text{RMS\_MAX}} = I_{\text{SYS\_MAX}} \times \frac{\sqrt{V_{\text{TC}} \times (V_{\text{IN\_MAX}} - V_{\text{TC}})}}{V_{\text{IN\_MAX}}} \quad (25)$$

#### 2. Selecting a System Cap in Boost Mode

C<sub>SYS</sub> is the output capacitor of boost converter. C<sub>SYS</sub> keeps the system voltage ripple small and ensures feedback loop stability. The system current ripple is given by Equation (26):

$$I_{\text{RMS\_MAX}} = I_{\text{SYS\_MAX}} \times \frac{\sqrt{V_{\text{TC}} \times (V_{\text{SYS\_MAX}} - V_{\text{TC}})}}{V_{\text{SYS\_MAX}}} \quad (26)$$

Since the input voltage is passed to the system directly,  $V_{\text{IN\_MAX}} = V_{\text{SYS\_MAX}}$ , and both charge mode and boost mode have the same system current ripple.

For  $I_{CC\_MAX} = 2A$ ,  $V_{TC} = 3V$ ,  $V_{IN\_MAX} = 6V$ , the maximum ripple current is 1.25A. Select the system capacitors based on the ripple-current temperature rise not exceeding 10°C. For best results, use ceramic capacitors with X7R dielectrics with low ESR and small temperature coefficients. For most applications, use three  $22\mu F$  capacitors.

#### Selecting the Battery Capacitor (CBATT)

C<sub>BATT</sub> is in parallel with the battery to absorb the high-frequency switching ripple current.

#### 1. Selecting a Battery Cap in Charge Mode

 $C_{\text{BATT}}$  is the output capacitor of the buck converter. The output voltage ripple can be calculated with Equation (27):

$$\Delta r_{\text{BATT}} = \frac{\Delta V_{\text{BATT}}}{V_{\text{BATT}}} = \frac{1 - V_{\text{BATT}} / V_{\text{SYS}}}{8 \times C_{\text{BATT}} \times f_{\text{SW}}^2 \times L} \quad (27)$$

#### 2. Selecting a Battery Cap in Boost Mode

C<sub>BATT</sub> is the input capacitor of the boost converter. The input voltage ripple is the same as the output voltage ripple from Equation (27).

Both charge mode and boost mode have the same battery voltage ripple.  $C_{\text{BATT}}$  can be calculated with Equation (28):

$$C_{BATT} = \frac{1 - V_{TC} / V_{SYS\_MAX}}{8 \times \Delta r_{BATT\_MAX} \times f_{SW}^2 \times L}$$
 (28)

To guarantee a ±0.5% BATT voltage accuracy, the maximum BATT voltage ripple must not exceed 0.5% (e.g.: 0.2%). The worst-case scenario occurs at the minimum battery voltage of the CC charge with the maximum input voltage.

For V<sub>SYS\_MAX</sub> = 6V, V<sub>CC\_MIN</sub> = V<sub>TC</sub> = 3V, L =  $2.2\mu H$ ,  $f_{SW}$  = 600kHz,  $\Delta r_{BATT_MAX}$  = 0.2%, and  $C_{BATT}$  is  $39\mu F$ .


Two 22µF ceramic capacitors with X7R dielectrics capacitor in parallel are sufficient.

#### **PCB Layout Guidelines**


Efficient PCB layout is critical for specified noise, efficiency, and stability requirements. For best results, refer to Figure 15 and follow the guidelines below.

- 1. Route the power stage adjacent to its ground.
- 2. Minimize the high-side switching node (SW, inductor) trace lengths in the high-current paths.
- Keep the switching node short and away from all small control signals, especially the feedback network.
- 4. Place the input capacitor as close to VIN and PGND as possible.
- Place the local power input capacitors connected from SYS to PGND as close to the IC as possible.
- 6. Place the output inductor close to the IC.
- 7. Connect the output capacitor between the inductor and PGND of the IC.

- 8. Connect the power pads for IN, SYS, SW, BATT, and PGND to as many coppers planes on the board as possible for high-current applications.
  - This improves thermal performance because the board conducts heat away from the IC.
- Connect a ground plane to the PCB directly to the return of all components through vias (e.g.: two vias per capacitor for power-stage capacitors, one via per capacitor for smallsignal components).
- 10. Use a star ground design approach to keep circuit block currents isolated (power-signal/control-signal). This reduces noise coupling and ground-bounce issues. A single ground plane for this design gives good results.
- 11. Place ISET, OLIM, and ILIM resistors very close to their respective IC pins.



Top Layer



Bottom Layer
Figure 15: PCB Layout Example (Board Size is 22x25mm)



#### **Design Example**

Table 3 is a design example following the application guidelines for the specifications below.

**Table 3: Design Example** 

V <sub>IN</sub>	5V/500mA for USB
	5V/3A for adapter
Charge	3.7V / 2.5A
Discharge	4.78V / 2.1A
f <sub>sw</sub>	600kHz

Figure 16 shows the detailed application schematic. The typical performance characteristics section shows the typical performance and circuit waveforms. For more possible applications of this device, please refer to the related evaluation board datasheet.

## **TYPICAL APPLICATION CIRCUIT**






Figure 16: Typical Application Circuit of MP2637A with USB Connectors



#### PACKAGE INFORMATION

#### QFN-24 (4mmx4mm)






**TOP VIEW** 

**BOTTOM VIEW** 



**SIDE VIEW** 



# NOTE:

- 1) ALL DIMENSIONS ARE IN MILLIMETERS.
- 2) EXPOSED PADDLE SIZE DOES NOT INCLUDE MOLD FLASH.
- 3) LEAD COPLANARITY SHALL BE 0.10 MILLIMETERS MAX.
- 4) JEDEC REFERENCE IS MO-220.
- 5) DRAWING IS NOT TO SCALE.

**RECOMMENDED LAND PATTERN** 

**NOTICE:** The information in this document is subject to change without notice. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.