

Introduction

The evaluation board is designed to help the customer evaluate the [5P35023](#) device, the latest addition to the family of programmable devices in IDT's Timing portfolio. When the board is connected to a PC running IDT [Timing Commander™](#) software through a USB, the device can be configured and programmed to generate different combinations of frequencies.

Board Overview

Use [Figure 1](#) and [Table 1](#) to identify: USB connector and the input and output frequency SMA connectors.

Figure 1. EVK5P35023 Evaluation Board




Table 1. Evaluation Board Labels and Functions

Label Number	Name	On-board Connector Label	Function
1	DIP Switch	SW1	This is used to set outputs enable/disable on the IC and switches DFC in different configurations.
2	Reference Output	REF	This is the reference or buffered output from the crystal.
3	Differential Clock Input	CLKIN/CLKINB	A differential clock can be connected as source for the device.
	Single-ended Clock Input	CLKINB	A Single-ended clock can be connected as source for the device using CLKINB only.
4	Crystal, 25MHz		This crystal is used as a reference source for the clock signal.
5	USB Connector	J3	Connect this USB to your PC to run IDT Timing Commander.
A	Differential Output #2	DIFF_T2/C2	This can be a differential pair, or two single-ended outputs. By default, it's an LPHCSL differential output.
B	Output-enable Connector	OE3	This port can be used in Pro-active Power Saving (PPS) mode.
C	Single-ended Output	SE_3	This is the single-ended output. By default it's an LVCMOS single-ended output.
D	Differential Output #1	DIFF_T1/C1	This can be a differential pair, or two single-ended outputs. By default, it's LPHCSL differential output.
E	Output-enable Connector	SMA_OE1	This port can be used in Pro-active Power Saving (PPS) mode.
F	Single-ended Output	SE_1	This is the single-ended output. By default it's an LVCMOS single-ended output.
G	Single-ended Output	SE_2	This is the single-ended output. By default it's an LVCMOS single-ended output.
H	Output enable Connector	OE2	This port can be used in Pro-active Power Saving (PPS) mode.
I	Output Voltage Selector	E1, E2, E3, E4, E5	This is a four-way header used to select an output voltage. Connect center pin to GND, and then the respective voltage (3.3V as default).
J	Input Selector	JP5, JP6	This is used to configure input from USB or external power supply.

Board Power Supply


Power Supply Options

The core voltage includes a digital voltage V_{DD33} and an analog voltage V_{DDA} . Both core voltages can be powered by USB as default.

- **USB Power Supply only** – When the board is connected to a PC through a USB cable, on-board voltage regulators will generate a 3.3V for the device. In this case, place the jumper as shown in [Figure 2](#). See the JP5 jumper position for the on-board voltage regulators in the following figure. USB power source is recommended because it's readily available right from your laptop.

Figure 2. JP5 Jumper Position (pins 1 & 2) for the On-Board Voltage Regulators

Jumping to the pin configuration as shown will select the power source from on-board voltage regulators powered by USB.




Output Clock Voltages

Like V_{DDA} and V_{DD33} having two sources, each output voltage is also provided with two sources to choose from: bench power supply or powered from USB. The selection is made by a 4-way header as shown in Figure 3 below.

The jumper can be used to select a voltage for E1, E2, E3, E4, and E5 respectively. The on-board voltage regulators powered by USB are 1.8V, 2.5V and 3.3V; V_{DDOJ} is from bench power supply connecting to JP17 and JP18

Note: Each output voltage can be individually selected. Use the label on the evaluation board: E1 for V_{DDIFF1} , E2 for V_{DDSE1} , E3 for V_{DDIFF2} , E4 for V_{DDSE2} and E5 for V_{DDSE3} .

Figure 3. Jumper Configuration for On-board Voltage Regulators




Connecting the Board

The board is connected to a PC through a USB connector for configuring and programming the device, as shown in Figure 4 below. The USB interface will also provide +5V power supply to the board, from which on-board voltage regulators generate various voltages for the core as well as for each output.

Note: The USB port only supports USB 2.0; USB 3.0 is not supported at this time.

Figure 4. Connecting the Board with USB Port for Communications with Timing Commander Software



On-board Crystal

A 25MHz crystal is installed on the board and is used as a source for reference frequency.

Board Default Frequency Output

Table 2. Board Default Frequency Output

Serial	Output	Output Frequency
1	SE_1 (Single-ended)	—
2	SE_2 (Single-ended)	48MHz
3	SE_3 (Single-ended)	60MHz
4	REF (Single-ended: Reference output)	25MHz
5	DIFF_T1/C1 (Differential output)	100MHz
6	DIFF_T2/C2 (Differential output)	100MHz




DIP Switch (SW1)

Table 3. DIP Switch (SW1)

Serial	DIP Switch Pin Number	DIP Switch Pin Name	State	Mode
A	1	SDA_DFCO	Floating/Tri-state	—
B	2	SCL_DFC1	Floating/Tri-state	Software I ² C
C	3, 5, 7	SMA_OE1, SMA_OE2, SMA_OE3	High or 1	—
D	4, 6, 8	OE1, OE2, OE3	High or 1	—

Configuration and Setup from I²C Port


Table 4. Configuration and Setup from I2C Port

Step Number	Step Description	Comments
1	Set SCL_OFC1 Pin (DIP switch pin 2).	High or 1. The default setting from the board is pull-high internally.
2	Launch 5P35023 Timing Commander software.	Refer to 5P35023 Timing Commander User Guide, Timing Commander software.
3	Follow the “Getting Started Steps” in Timing Commander software.	An I ² C connection is established between GUI software and VersaClock 3S device.
4	Using the Timing Commander GUI, start a new settings file, or open a pre-optimized file.	Configure the Timing Commander software for the required sets of outputs.
5	Connect J3 to a USB Port using the supplied I ² C cable.	An I ² C connection is established between GUI software and VersaClock 3S chip.
6	Connect to the EVB by clicking on the microchip icon located at the right of the Timing Commander.	
7	Once configured, new options will be available on a green background indicating that the EVB has successfully connected with the board.	
8	Write the setting to the device by clicking on the write all registers to the chip option.	
9	All intended outputs should be available for measurement.	—

Evaluation Board Schematics

Evaluation board schematics are shown on the following pages.

Figure 5. Evaluation Board Schematic (1)



[illegible]

107 ohms was used for BOM item reduction
Normally 100 ohms recommended

DIFF_T1

DIFF_T2

DIFF_C1

DIFF_C2

DIFF_T1[2:1]

DIFF_T2[2:1]

DIFF_C1[2:1]

DIFF_C2[2:1]

VDDDD

VDDSE1

VDDSE2

VDDSE3

SE_4[4:1]

SE_1

SE_2

SE_3

OE1

OE2

OE3

OE[3:1]

OE[4:1]

TP4

TP5

TP6

TP7

TP8

TP9

TP10

TP11

TP12

TP13

TP14

TP15

TP16

TP17

TP18

TP19

TP20

TP21

TP22

TP23

TP24

TP25

TP26

TP27

TP28

TP29

TP30

TP31

TP32

TP33

TP34

TP35

TP36

TP37

TP38

TP39

TP40

TP41

TP42

TP43

TP44

TP45

TP46

TP47

TP48

TP49

TP50

TP51

TP52

TP53

TP54

TP55

TP56

TP57

TP58

TP59

TP60

TP61

TP62

TP63

TP64

TP65

TP66

TP67

TP68

TP69

TP70

TP71

TP72

TP73

TP74

TP75

TP76

TP77

TP78

TP79

TP80

TP81

TP82

TP83

TP84

TP85

TP86

TP87

TP88

TP89

TP90

TP91

TP92

TP93

TP94

TP95

TP96

TP97

TP98

TP99

TP100

TP101

TP102

TP103

TP104

TP105

TP106

TP107

TP108

TP109

TP110

TP111

TP112

TP113

TP114

TP115

TP116

TP117

TP118

TP119

TP120

TP121

TP122

TP123

TP124

TP125

TP126

TP127

TP128

TP129

TP130

TP131

TP132

TP133

TP134

TP135

TP136

TP137

TP138

TP139

TP140

TP141

TP142

TP143

TP144

TP145

TP146

TP147

TP148

TP149

TP150

TP151

TP152

TP153

TP154

TP155

TP156

TP157

TP158

TP159

TP160

TP161

TP162

TP163

TP164

TP165

TP166

TP167

TP168

TP169

TP170

TP171

TP172

TP173

TP174

TP175

TP176

TP177

TP178

TP179

TP180

TP181

TP182

TP183

TP184

TP185

TP186

TP187

TP188

TP189

TP190

TP191

TP192

TP193

TP194

TP195

TP196

TP197

TP198

TP199

TP200

TP201

TP202

TP203

TP204

TP205

TP206

TP207

TP208

TP209

TP210

TP211

TP212

TP213

TP214

TP215

TP216

TP217

TP218

TP219

TP220

TP221

TP222

TP223

TP224

TP225

TP226

TP227

TP228

TP229

TP230

TP231

TP232

TP233

TP234

TP235

TP236

TP237

TP238

TP239

TP240

TP241

TP242

TP243

TP244

TP245

TP246

TP247

TP248

TP249

TP250

TP251

TP252

TP253

TP254

TP255

TP256

TP257

TP258

TP259

TP260

TP261

TP262

TP263

TP264

TP265

TP266

TP267

TP268

TP269

TP270

TP271

TP272

TP273

TP274

TP275

TP276

TP277

TP278

TP279

TP280

TP281

TP282

TP283

TP284

TP285

TP286

TP287

TP288

TP289

TP290

TP291

TP292

TP293

TP294

TP295

TP296

TP297

TP298

TP299

TP300

TP301

TP302

TP303

TP304

TP305

TP306

TP307

TP308

TP309

TP310

TP311

TP312

TP313

TP314

TP315

TP316

TP317

TP318

TP319

TP320

TP321

TP322

TP323

TP324

TP325

TP326

TP327

TP328

TP329

TP330

TP331

TP332

TP333

TP334

TP335

TP336

TP337

TP338

TP339

TP340

TP341

TP342

TP343

TP344

TP345

TP346

TP347

TP348

TP349

TP350

TP351

TP352

TP353

TP354

TP355

TP356

TP357

TP358

TP359

TP360

TP361

TP362

TP363

TP364

TP365

TP366

TP367

TP368

TP369

TP370

TP371

Signal Termination Options

Termination options for differential output 1–2 in the evaluation board are displayed in Figure 9. The termination circuits are designed to optionally terminate the output clocks in LVPECL, LVDS, LVCMOS and HCSL signal types by populating (or not-populating) some resistors. DC or AC coupling of these outputs are also supported.

Table 5 and Table 6 tabulates component installations to support LVPECL, LPHCSL, LVCMOS and LVDS signal types for output 1–2, respectively. Note that by doing so, the output signals will be measured and terminated by an oscilloscope with a 50Ω internal termination.

Figure 9. Output Termination Options




Table 5. Termination Options for Differential Output 1 (DIFF_T1/C1)

Signal Type	Series Resistors: R79, R80	Series Capacitors: C19, C20	Resistor Network		
			R26, R29	R27	R25, R32
**LPHCSL	33Ω	2pF	Not installed	Not installed	Not installed

Table 6. Termination Options for Differential Output 2 (DIFF_T2/C2)

Signal Type	Series Resistors: R81, R82	Series Capacitors: C21, C22	Resistor Network		
			R42, R44	R43	R38, R45
**LPHCSL	33Ω	2pF	Not installed	Not installed	Not installed

As noted, 4-resistor network is not installed in Table 5 and Table 6 because oscilloscope with internal 50Ω termination is utilized for signal termination and measurement. If an AC-coupled, stand-alone LVPECL output is needed (without oscilloscope connections), the 4-resistor network needs to be installed accordingly.

Table 7. Termination for Single-ended Output 1 (SE_1)

Signal Type	Series Resistors: R1	Series Capacitors: C16
*LVCMOS	33Ω	Not installed

Table 8. Termination for Single-ended Output 2 (SE_2)

Signal Type	Series Resistor: R2	Series Capacitors: C17
*LVCMOS	33Ω	Not installed

Table 9. Termination for Single-ended Output 3 (SE_3)

Signal Type	Series Resistor: R3	Series Capacitors: C18
*LVCMOS	33Ω	Not installed

Table 10. Termination for Single-ended REF Output (REF)

Signal Type	Series Resistor: R4	Series Capacitors: C15
*LVCMOS	33Ω	Not installed

Table 11. Termination for Differential and Single-ended Clock Input (CLKIN\CLKINB)

Signal Type	Series Resistor: R8	Series Resistor: R15
Differential Clock Input	Not installed	Not installed
Single-ended Clock Input	Not installed	Not installed

Note: **The differential output is applicable to LPHCSL which is the default configuration of the board.

*The single-ended output is applicable to LVCMOS which is the default configuration of the board.

Contact IDT if user wants to change termination configuration to support other output signal types.

Ordering Information

Table 12. Orderable Part Number

Part Number	Description
EVK5P35023	Evaluation board with all differential outputs terminated as LPHCSL; single-ended terminated as LVCMOS.

Revision History

Table 13. Revision History

Revision Date	Description of Change
June 8, 2017	<ul style="list-style-type: none"> ▪ Updated user manual to new format. ▪ Updated all images and made several textual changes throughout. ▪ Updated Evaluation Board Schematics drawings.
May 27, 2016	Initial release.



Corporate Headquarters
6024 Silver Creek Valley Road
San Jose, CA 95138 USA
www.IDT.com

Sales
1-800-345-7015 or 408-284-8200
Fax: 408-284-2775
www.IDT.com/go/sales

Tech Support
www.IDT.com/go/support

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its affiliated companies (herein referred to as "IDT") reserve the right to modify the products and/or specifications described herein at any time, without notice, at IDT's sole discretion. Performance specifications and operating parameters of the described products are determined in an independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are trademarks or registered trademarks of IDT and its subsidiaries in the United States and other countries. Other trademarks used herein are the property of IDT or their respective third party owners. For datasheet type definitions and a glossary of common terms, visit www.idt.com/go/glossary. Integrated Device Technology, Inc.. All rights reserved.