



# **MULTI-CHANNEL LCD GAMMA CORRECTION BUFFER**

## **FEATURES**

- Gamma Correction Channels: 10, 6
- Integrated V<sub>COM</sub> Buffer
- Excellent Output Current Drive:
  Gamma Channels: > 30mA at
  - 0.5V Swing to Rails<sup>(1)</sup>
  - V<sub>COM</sub>: > 150mA at 5V Swing to Rails<sup>(1)</sup>
- Large Capacitive Load Drive Capability
- Rail-to-Rail Output
- PowerPAD Package
- Low-Power/Channel: < 340μA
- Wide Supply Range: 4.5V to 16V
- Specified for 0°C to 85°C
- High ESD Rating: 4kV

(1) See typical characteristic curves for detail.

MODEL	GAMMA CHANNELS	VCOM CHANNELS	
BUF11702	10	1	
BUF07702 <sup>(1)</sup>	6	1	

(1) The BUF07702 is not recommended for new designs. Information is provided for reference only. For new designs, the pin-compatible BUF07703 is recommended; more information can be found at www.ti.com.

## DESCRIPTION

The BUFxx702 are a series of multi-channel buffers targeted towards gamma correction in high-resolution LCD panels. The number of gamma correction channels required depends on a variety of factors and differs greatly from design to design. Therefore, various channel options are offered. For additional space and cost savings, a  $V_{COM}$  channel with higher current drive capability is integrated in the BUF11702 and BUF07702.

The various buffers within the BUFxx702 are carefully matched to the voltage I/O requirements for the gamma correction application. Each buffer is capable of driving heavy capacitive loads and offers fast load current switching. The V<sub>COM</sub> channel has increased output drive of > 100mA and can handle even larger capacitive loads.

The BUF07702 and BUF11702 is available in the TSSOP-PowerPAD<sup>™</sup> package for dramatically increased power dissipation capability. This way, a large number of channels can be handled safely in one package.

A flow-through pinout has been adopted to allow simple PCB routing and maintain the cost-effectiveness of this solution. All inputs and outputs of the BUFxx702 incorporate internal ESD protection circuits that prevent functional failures at voltages up to 4kV (HBM) as tested under MIL-STD-883C Method 3015.

53

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments Incorporated. All other trademarks are the property of their respective owners.





#### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range unless otherwise noted<sup>(1)</sup>

PARAMETERS	BUFXX702	UNIT
Supply, V <sub>DD</sub> (2)	16.5	V
Input Voltage Range, VI	V <sub>DD</sub>	V
Continuous Total Power Dissipation	See Dissipation Rating Table	
Operating Free-Air Temperature Range, T <sub>A</sub>	0 to 85	°C
Maximum Junction Temperature, TJ	150	°C
Storage Temperature Range, TSTG	-65 to 150	°C
Lead Temperature 1.6mm (1/16 inch) from case for 10s	260	°C

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to GND.

#### **ORDERING INFORMATION**

PRODUCT	PACKAGE-LEAD	PACKAGE DESIGNATOR(1)	SPECIFIED TEMPERATURE RANGE	ORDERING NUMBER	TRANSPORT MEDIA, QUANTITY
BUF11702	TSSOP-28	PWP	0°C to +85°C	BUF11702PWP	Tube, 50
BUF11702	TSSOP-28	PWP	0°C to +85°C	BUF11702PWPR	Reels, 2000
BUF07702(2)	TSSOP-20	PWP	0°C to +85°C	BUF07702PWP	Tube, 70
BUF07702(2)	TSSOP-20	PWP	0°C to +85°C	BUF07702PWPR	Reels, 2000

(1) For the most current specification and package information, refer to the Package Option Addendum at the end of this data sheet.

(2) The BUF07702 is not recommended for new designs. For new designs, the pin-compatible BUF07703 is recommended.

#### **DISSIPATION RATING TABLE**

PACKAGE TYPE	PACKAGE DESIGNATOR	<sup>θ</sup> JC (°C/W)	<sub>θJA</sub> (1) (°C/W)	T <sub>A</sub> ≤ 25°C(2) POWER RATING
TSSOP-28	PWP (28)	0.72	27.9	3.5 W
TSSOP-20 <sup>(3)</sup>	PWP (20)	1.40	26.1	3.8 W

(1) With 2oz trace and PowerPAD soldered to copper landing pad.

(2) T<sub>J</sub> = 125°C.

(3) The BUF07702 is not recommended for new designs. For new designs, the pin-compatible BUF07703 is recommended.

#### **RECOMMENDED OPERATING CONDITIONS**

	MIN	NOM	MAX	UNIT
Supply Voltage, V <sub>DD</sub>	4.5		16	V
Operating Free-Air Temperature, T <sub>A</sub>	0		85	°C



#### EQUIVALENT SCHEMATICS OF INPUTS AND OUTPUTS



#### **ELECTRICAL CHARACTERISTICS**

Over operating free-air temperature range,  $V_{DD}$  = 4.5V to 16V,  $T_A$  = 25°C, unless otherwise noted.

	PARAME	TER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
				25°C		1.5	12	
VIO	Input offset voltag	e	$V_{I} = V_{DD}/2, R_{S} = 50 \Omega$	Full Range(1)			15	mV
				25°C		1		
IIB	Input bias current		$V_{I} = V_{DD}/2$	Full Range(1)		200		рА
				25°C	62	80		
<b>k</b> SVR	Supply voltage re	ection ratio ( $\Delta V_{DD}/\Delta V_{IO}$ )	V <sub>DD</sub> = 4.5 V to 16 V	Full Range(1)	60			dB
	Buffer gain		V <sub>I</sub> = 5 V	25°C		0.9995		V/V
BW_3dB	3dB bandwidth	Gamma buffers VCOM buffer	$C_L = 100 \text{ pF}, \text{ R}_L = 2 \text{ k}\Omega$	25°C		1 0.6		MHz
SR	Slew rate	Gamma buffers V <sub>COM</sub> buffer	$C_L = 100 \text{ pF}, \text{ R}_L = 2 \text{ k}\Omega$ $V_{IN} = 2 \text{ V to 8 V}$	25°C		1 0.7		V/µs
	Transient load regulation		$\label{eq:loss} \begin{array}{l} I_O = 0 \text{ to } \pm 5 \text{ mA}, \text{ V}_O = 5 \text{ V} \\ C_L = 100 \text{ pF tT} = 0.1  \mu\text{s} \end{array}$	25°C		900		mV
	Transient load res	ponse	See Figure 2	25°C		160		mV
t <sub>S</sub> (I-sink)	Settling time-current		$\label{eq:loss} \begin{array}{l} I_O = 0 \text{ to } -5 \text{ mA } V_O = 5 \text{ V} \\ C_L = 100 \text{ pF } R_L = 2  k\Omega \end{array}$	Full Range(1)		1		μs
t <sub>S</sub> (I-src)	Settling time-current		$\label{eq:loss} \begin{array}{l} I_O = 0 \text{ to } +5 \text{ mA } V_O = 5 \text{ V} \\ C_L = 100 \text{ pF } R_L = 2  k\Omega \end{array}$	Full Range(1)		2		μs
ts	Settling time-	Gamma buffers		25%		6 4.6		μs
	voltage	V <sub>COM</sub> buffer		25 C		5.8 5.6		μs
V <sub>n</sub>	Noise voltage Gamma buffers V <sub>COM</sub> buffer		$V_{I} = 5 V f = 1 kHz$	25°C		45 40		nV/Hz
	Crosstalk		$V_{IP-P} = 6 V, f = 1 kHz$	25°C		85		dB

(1) Full Range is 0°C to 85°C.

## **ELECTRICAL CHARACTERISTICS: BUF11702**

Over operating free-air temperature range,  $V_{DD}$  = 4.5V to 16V,  $T_A$  = 25°C, unless otherwise noted.

PARAMETER		TEST CONDITIONS		T <sub>A</sub> (1)	MIN	TYP	MAX	UNIT		
	Supply current ALL		$V_{O} = V_{DD}/2$	V <sub>I</sub> = V <sub>DD</sub> /2,	25°C		2.5	3.7	m۵	
טטי	Supply current	ALL	$V_{DD} = 10 V$		Full Range			5.5	mA	
		Buffers 1–5				1		V <sub>DD</sub>		
Common-m	node input range	Buffers 6–10			25°C	0		V <sub>DD</sub> -1	V	
		VCOM buffer				1		VDD		
		Vcow buffer sinking	V <sub>DD</sub> = 10 V,		25°C		1	1.2		
			$I_{O} = 1 \text{ mA to } 3$	30 mA	Full Range			2.5		
		VCOM buffer sourcing	V <sub>DD</sub> = 10 V,		25°C		1	1.2		
	l oad regulation		$I_{O} = -1$ mA to	–30 mA	Full Range			2.5	mV/mA	
	Loud rogulation	Buffers 1–10 sinking	V <sub>DD</sub> = 10 V,		25°C		0.85	1		
		Duilers i re sinking	$I_{O} = 1 \text{ mA to } 1$	l0 mA	Full Range			1.5		
		Buffers 1–10 sourcing	V <sub>DD</sub> = 10 V,		25°C		0.85	1		
	1	Duiloite i To ocuroing	$I_{O} = -1$ mA to	–10 mA	Full Range			1.5		
Voour	High-level	Buffer 1	V <sub>DD</sub> = 16V,	IO = -5mA,	25°C	15.85	15.9		V	
VOSH1	voltage	Duller 1	$V_{I} = 16V$	J.	Full range	15.8			V	
Vaav	Low-level	Duffer 10	VDD = 16 V.	$I_{O} = 5 \text{ mA},$	25°C		0.1	0.15	V	
VOSL10	voltage	Buller 10	$V_{I} = 0 V$	0 /	Full range			0.2	v	
		Duffer 1	VDD = 10 V.	$I_{O} = -10 \text{ mA},$	25°C	9.75	9.8		V	
VOH1		Buller I	VI = 9.8 V	0 /	Full range	9.7			v	
Vouenum		Buffor 2/2/4/5	V <sub>D</sub> = 10 V,	$I_{O} = -10 \text{ mA},$	25°C	9.45	9.5		V	
VOH2/3/4/5		Dullel 2/3/4/3	$V_{I} = 9.5 V$		Full range	9.4			v	
Vouserse	High-level output	Puffor 6/7/9/0	V, = 10 V,	l <sub>O</sub> = -10 mA,	25°C	7.95	8		V	
VOH6/7/8/9	voltage	Buller 0/1/0/9	$V_{I} = 8 V$		Full range	7.9			v	
Voute		Buffer 10	V <sub>DD</sub> = 10 V,	$I_{O} = -10 \text{ mA},$	25°C	7.95	8		V	
VOH10		Duller TO	$V_{I} = 8 V$	-	Full range	7.9			V	
Vouoou		Voou buffer	V <sub>DD</sub> = 10 V,	I <sub>O</sub> = -30 mA,	25°C	7.95	8		V	
VOHCOM		COM panel	$V_{I} = 8 V$	_	Full range	7.9			v	
Vold		Buffer 1	V <sub>DD</sub> = 10 V,	l <sub>O</sub> = 10 mA,	25°C		2	2.05	V	
VOLI			$V_{I} = 2 V$		Full range			2.1	v	
VOLODIA		Buffer 2/3/4/5	V <sub>DD</sub> = 10 V,	lo = 10 mA,	25°C		2	2.05	V	
* OL2/3/4/5			$V_{I} = 2 V$		Full range			2.1	v	
Voloziolo	Low-level output	w-level output Buffer 6/7/8/9		lo = 10 mA,	25°C		0.5	0.55	V	
* OL6/7/8/9	voltage		$V_{I} = 0.5 V$		Full range			0.6	v	
VOI 10		Buffer 10	V <sub>DD</sub> = 10 V,	lo = 10 mA,	25°C		0.2	0.25	- V	
·0L10			$V_{I} = 0.2 V$		Full range			0.3		
VolooM		Voonabuffer	V <sub>DD</sub> = 10 V,	l <sub>O</sub> = 30 mA,	25°C		2	2.05	V	
*OLCOM		COM pure	$V_{I} = 2 V$		Full range			2.1	v	

(1) Full Range is 0°C to 85°C.

## **ELECTRICAL CHARACTERISTICS: BUF07702**

Over operating free-air temperature range,  $V_{DD}$  = 4.5V to 16V,  $T_A$  = 25°C, unless otherwise noted.

PARAMETER		TEST CONDITIONS		T <sub>A</sub> (1)	MIN	TYP	MAX	UNIT		
Supply current		A11	$V_{O} = V_{DD}/2, V_{O}$	$V_{I} = V_{DD}/2$	25°C		2.5	3.7	mA	
טטי	Supply current	ALL	V <sub>DD</sub> = 10V		Full Range			5.5	mA	
		Buffers 1–3	_			1	•	VDD		
Common-n	node input range	Buffers 4–6	_		25°C	0	• C	V <sub>DD</sub> -1	V	
		V <sub>COM</sub> buffer				1	<u>_</u>	VDD		
		Voow buffer sinking	V <sub>DD</sub> = 10 V,		25°C		01	1.2		
			$I_{O} = 1 \text{ mA to } 3$	80 mA	Full Range			2.5		
		VCOM buffer sourcing	V <sub>DD</sub> = 10 V,		25°C		1	1.2		
	Load regulation		$I_{O} = -1$ mA to	–30 mA	Full Range	6		2.5	mV/mA	
	Loud rogalation	Buffers 1–6 sinking	V <sub>DD</sub> = 10 V,	~	25°C		0.85	1		
			$I_{O} = 1 \text{ mA to } 1$	0 mA	Full Range			1.5		
		Buffers 1–6 sourcing	V <sub>DD</sub> = 10 V,		25°C		0.85	1		
	1		$I_{O} = -1$ mA to	–10 mA	Full Range			1.5		
Vocut	High-level	Buffer 1	V <sub>DD</sub> = 16 V,	lo = -5 mA,	25°C	15.85	15.9		V	
*USH1	voltage	Duilor	V <sub>I</sub> = 16 V		Full range	15.8			, v	
	Low-level		$V_{DD} = 16 V$	lo = 5 mA	25°C		0.1	0.15	V	
VOSL6	voltage	Buffer 6	$V_{I} = 0 V$	.0	Full range			0.2		
	Ŭ	Duffered	Vpp = 10 V.	$l_{0} = -10 \text{ mA}.$	25°C	9.75	9.8			
VOH1		Buffer 1	$V_{\rm I} = 9.8 V$	.0	Full range	9.7			V	
Valiata		Puffor 2/2	VDD = 10 V,	$I_{O} = -10 \text{ mA},$	25°C	9.45	9.5		V	
VOH2/3		Buller 2/3	VI = 9.5 V	0	Full range	9.4			v	
Vanue	High-level output	Duffor 4/5	VDD = 10 V.	$I_{O} = -10 \text{ mA},$	25°C	7.95	8		V	
VOH4/5	voltage	Duller 4/5	$V_{I} = 8 V$	C .	Full range	7.9			V	
Voue		Buffor 6	V <sub>DD</sub> = 10 V,	$I_{O} = -10 \text{ mA},$	25°C	7.95	8		V	
VOH6		Duller 0	$V_{I} = 8 V$	-	Full range	7.9			v	
Volucow		Voorubuffer	V <sub>DD</sub> = 10 V,	I <sub>O</sub> = -30 mA,	25°C	7.95	8		V	
			V <sub>I</sub> = 8 V		Full range	7.9			•	
Vol 1		Buffer 1	$V_{DD} = 10 V,$	l <sub>O</sub> = 10 mA,	25°C		2	2.05	V	
			$V_{I} = 2 V$		Full range			2.1	•	
VOI 2/2		Buffer 2/3	$V_{DD} = 10 V,$	l <sub>O</sub> = 10 mA,	25°C		2	2.05	V	
· UL2/3			$V_{I} = 2 V$		Full range			2.1	v	
	Low-level output	Buffer 4/5	$V_{DD} = 10 V,$	l <sub>O</sub> = 10 mA,	25°C		0.5	0.55	V	
014/3	voitage		VI = 0.5 V		Full range			0.6	, v	
VOI 6		Buffer 6	V <sub>DD</sub> = 10 V, V <sub>I</sub> = 0.2 V	l <sub>O</sub> = 10 mA,	25°C		0.2	0.25	V	
					Full range			0.3		
VOLCOM		VCOM buffer	$V_{DD} = 10 V,$	l <sub>O</sub> = 30 mA,	25°C		2	2.05	V	
OECOW			v   = 2 v	V <sub>I</sub> = 2 V				2.1	*	

(1) Full Range is 0°C to 85°C.

## BUF11702 BUF07702



SLOS359F - MARCH 2001 - REVISED MAY 2004

#### BUF11702 Pin Configuration



#### **BUF07702** Pin Configuration



## PARAMETER MEASUREMENT INFORMATION



Figure 1. Bandwidth and Phase Shift Test Circuit



Figure 2. Transient Load Response Test Circuit



Figure 3. Transient Load Regulation Test Circuit



## **TYPICAL CHARACTERISTICS**

#### **DC CURVES**



8

## **TYPICAL CHARACTERISTICS**

## **DC CURVES (CONTINUED)**





## **TYPICAL CHARACTERISTICS**

#### **AC CURVES**



## **TYPICAL CHARACTERISTICS**





BUF11702 BUF07702





#### **TYPICAL CHARACTERISTICS**

#### **TRANSIENT CURVES**





## **TYPICAL CHARACTERISTICS**

### **TRANSIENT CURVES (CONTINUED)**

EXAS

STRUMENTS www.ti.com



**BUF11702** 

**BUF07702** 



#### **TYPICAL CHARACTERISTICS**

#### TRANSIENT CURVES (CONTINUED)



## **APPLICATION INFORMATION**

The requirements on the number of gamma correction channels vary greatly from panel to panel. Therefore, the BUFxx702 series of gamma correction buffers offers different channel combinations. The BUF11702 offers 10 gamma channels plus one V<sub>COM</sub> channel, whereas the BUF07702 provides six gamma channels plus one V<sub>COM</sub>. The V<sub>COM</sub> channel on both models can be used to drive the V<sub>COM</sub> node on the LCD panel.

SLOS359F - MARCH 2001 - REVISED MAY 2004

Gamma correction voltages are often generated using a simple resistor ladder, as shown in Figure 44. The BUFxx702 buffers the various nodes on the gamma correction resistor ladder. The low output impedance of the BUFxx702 forces the external gamma correction voltage on the respective reference node of the LCD source driver. Figure 44 shows an example of the BUFxx702 in a typical block diagram driving an LCD source driver with 10- or 6-channel gamma correction reference inputs.



Figure 44. LCD Source Driver Typical Block Diagram



#### INPUT VOLTAGE RANGE GAMMA BUFFERS

Figure 45 shows a typical gamma correction curve with 10 gamma correction reference points (GMA1 through GMA10). As can be seen from this curve, the voltage requirements for each buffer vary greatly. The swing capability of the input stages of the various buffers is carefully matched to the application. Using the example of the BUF11702 with 10 gamma correction channels, buffers 1 to 5 have input stages that include  $V_{DD}$ , but will only swing within 1V to GND. Buffers 1 through 5 have only a single PMOS input stage. The input range of the PMOS input stage includes GND.



Figure 45. Gamma Correction Curve

#### **OUTPUT VOLTAGE SWING GAMMA BUFFERS**

The output stages have been designed to match the characteristic of the input stage. Once again, using the example of the BUF11702, this means that the output stage of buffer 1 swings very close to V<sub>DD</sub>, typically  $V_{CC}$  – 100mV at 5mA; its ability to swing to GND is limited. Buffers 2 through 5 have smaller output stages with slightly larger output resistance, as they will not have to swing as close to the positive rail as buffer 1. Buffers 6 through 10 swing closer to GND than V<sub>DD</sub>. Buffer 10 is designed to swing very close to GND; typically, GND + 100mV at a 5mA load current. See the Typical Characteristics for more details. This approach significantly reduces the silicon area and cost of the whole solution. However, due to this architecture, the correct buffer needs to be connected to the correct gamma correction voltage. Connect buffer 1 to the gamma voltage closest to V<sub>DD</sub>, and buffers 2 through 5 to the following voltages. Buffer 10 should be connected to the gamma correction voltage closest to GND (or the negative rail), and buffers 9 through 6 to the following higher voltages.

## COMMON BUFFER (V<sub>COM</sub>)

The common buffer output of the BUF11702 has a greater output drive capability than buffers 1 through 10, to meet the heavier current demands of driving the common node of the LCD panel. It was also designed to drive heavier capacitive loads and still remain stable, as shown in Figure 46.



Figure 46. Phase Shift vs Load Capacitance

#### CAPACITIVE LOAD DRIVE

The BUF11702 has been designed to be able to sink/source dc currents in excess of 10mA. Its output stage has been designed to deliver output current transients with little disturbance of the output voltage. However, there are times when very fast current pulses are required. Therefore, in LCD source driver buffer applications, it is quite normal for capacitors to be placed at the outputs of the reference buffers. These capacitors improve the transient load regulation and will typically vary from 100pF and more. The BUF11702 gamma buffers were designed to drive capacitances in excess of 100pF and retain effective phase margins above 50°, as shown in Figure 47.





## APPLICATIONS WITH >10 GAMMA CHANNELS

When a greater number of gamma correction channels are required, two or more BUFxx702 devices can be used in parallel, as shown in Figure 48. This capability provides a cost-effective way of creating more reference voltages over the use of quad-channel op amps or buffers. The suggested configuration in Figure 48 simplifies layout. The various different channel versions provide a high degree of flexibility and also minimize total cost and space.



Figure 48. Creating > 10 Gamma Voltage Channels

## MULTIPLE VCOM CHANNELS

In some LCD panels, more than one  $V_{COM}$  driver is required for best panel performance. Figure 49 uses three BUF07702s to create a total of 18 gamma-correction and three  $V_{COM}$  channels. This solution saves considerable space and cost over the more conventional approach of using five or six quad-channel buffers or op amps.



Figure 49. 18-Channel Application with Three Integrated V<sub>COM</sub> Channels



#### **COMPLETE LCD SOLUTION FROM TI**

In addition to the BUFxx702 line of gamma correction buffers, TI offers a complete set of ICs for the LCD panel market, including source and gate drivers, various power-supply solutions, and audio power solutions. Figure 50 shows the total IC solution from TI.

#### AUDIO POWER AMPLIFIER FOR TV SPEAKERS

The TPA3002D2 is a 7W (per channel) stereo audio amplifier specifically targeted towards LCD monitors and TVs. It offers highly efficient, filter-free Class-D operation for driving bridge-tied stereo speakers. The TPA3002D2 is designed to drive stereo speakers as low as  $8\Omega$  without an output filter. The high efficiency of the TPA3002D2 eliminates the need for external heatsinks when plaving music. Stereo speaker volume is controlled with a dc voltage applied to the volume control terminal offering a range of gain from -40dB to +36dB. Line outputs, for driving external headphone amplifier inputs, are also dc voltage-controlled with a range of gain from -56dB to +20dB. An integrated +5V regulated supply is provided for powering an external headphone amplifier. The TPA3002D2 was released to market in 2002. Texas Instruments offers a full line of linear and switch-mode audio power amplifiers. For more information, visit www.ti.com. For excellent audio performance. TI recommends the OPA364 or OPA353 as headphone drivers.

# GENERAL POWERPAD DESIGN CONSIDERATIONS

The BUF11702 is available in the thermally enhanced PowerPAD family of packages. These packages are constructed using a downset leadframe upon which the die is mounted; see Figures 51(a) and (b). This arrangement results in the lead frame being exposed as a thermal pad on the underside of the package; see Figure 51(c). Due to this thermal pad having direct thermal contact with the die, excellent thermal performance is achieved by providing a good thermal path away from the thermal pad.

The PowerPAD package allows for both assembly and thermal management in one manufacturing operation. During the surface-mount solder operation (when the leads are being soldered), the thermal pad can also be soldered to a copper area underneath the package. Through the use of thermal paths within this copper area, heat can be conducted away from the package into either a ground plane or other heat-dissipating device. Soldering the PowerPAD to the PCB is always required, even with applications that have low power dissipation. This provides the necessary thermal and mechanical connection between the lead frame die pad and the PCB.

The PowerPAD must be connected to the device's most negative supply voltage.



Figure 50. TI LCD Solution



## BUF11702 BUF07702

SLOS359F - MARCH 2001 - REVISED MAY 2004





#### PowerPAD ASSEMBLY PROCESS

- 1. Prepare the PCB with a top-side etch pattern (see Pin Configurations). There should be etching for the leads as well as etch for the thermal pad.
- 2. Place 18 holes in the area of the thermal pad. These holes should be 13mils in diameter. Keep them small, so that solder wicking through the holes is not a problem during reflow.
- 3. Additional vias may be placed anywhere along the thermal plane outside of the thermal pad area. This helps dissipate the heat generated by the BUFxx702 IC. These additional vias may be larger than the 13mil diameter vias directly under the thermal pad. They can be larger because they are not in the thermal pad area to be soldered, thus, wicking is not a problem.
- 4. Connect all holes to the internal ground plane.
- 5. When connecting these holes to the ground plane, do not use the typical web or spoke via connection methodology. Web connections have a high thermal resistance connection that is useful for slowing the heat transfer during soldering operations. This makes the soldering of vias that have plane connections easier. In this application, however, low thermal resistance is desired for the most efficient heat transfer. Therefore, the holes under the BUFxx702 PowerPAD package should make their connection to the internal ground plane with a complete connection around entire the circumference of the plated-through hole.
- 6. The top-side solder mask should leave the terminals of the package and the thermal pad area with its five holes (dual) or nine holes (quad) exposed. The bottom-side solder mask should cover the five or nine holes of the thermal pad area. This prevents solder from being pulled away from the thermal pad area during the reflow process.
- 7. Apply solder paste to the exposed thermal pad area and all of the IC terminals.

8. With these preparatory steps in place, the BUFxx702 IC is simply placed in position and run through the solder reflow operation as any standard surface-mount component. This preparation results in a properly installed part.

For a given  $\theta_{JA}$ , the maximum power dissipation is shown in Figure 52, and is calculated by the following formula:

$$\mathsf{P}_{\mathsf{D}} = \left(\frac{\mathsf{T}_{\mathsf{MAX}} - \mathsf{T}_{\mathsf{A}}}{\theta_{\mathsf{JA}}}\right)$$

Where:

 $P_{D}$  = maximum power dissipation (W)

 $T_{MAX}$  = absolute maximum junction temperature (150°C)  $T_A$  = free-ambient air temperature (°C)

$$\theta_{JA} = \theta_{JC} + \theta_{C}$$

 $\theta_{JC}$  = thermal coefficient from junction to case (°C/W)  $\theta_{CA}$  = thermal coefficient from case-to-ambient air (°C/W)



Figure 52. Maximum Power Dissipation vs Free-Air Temperature

This lower thermal resistance enables the BUFxx702 to deliver maximum output currents even at high ambient temperatures.





#### APPLICATION INFORMATION BUF11702 Demonstration Board (Contact Factory)

The BUF11702 has an demonstration board that can be mounted along with reference resistors and load capacitors. This enables the BUF11702 to be used in its own daughterboard in existing designs for easy evaluation. The schematic of the BUF11702 demo board is shown in Figure 53. Note that the demo board has been configured for single-supply use. As such, all decoupling capacitors are connected to the ground plane of the demo board, as are the ground terminals of the BUF11702.

In populated versions of the demo board, capacitors C<sub>1</sub> to C<sub>4</sub> have been included. Capacitors C<sub>1</sub> and C<sub>2</sub> are bulk decoupling capacitors of 6.8µF, whereas capacitors C<sub>3</sub> and C<sub>4</sub> are 100nF ceramic high-frequency decoupling capacitors. Resistors R<sub>1</sub> to R<sub>32</sub> and capacitors C<sub>5</sub> to C<sub>16</sub> have not been included and are application-specific.



Figure 53. BUF11702 Demonstration Board Schematic

### **REFERENCE VOLTAGES**

The reference voltages can be supplied externally via the connector J2 (not included) or generated onboard via resistors  $R_1$  to  $R_{11}$ . An external low side reference has been provided on the board so that the negative references can be referred to a voltage other than ground.

The reference ladder can be referred to either  $V_{DD}$  (master supply voltage) or a secondary voltage,  $V_{DD2}$ . This allows a low noise or absolute reference voltage to be used for the LCD source driver's DACs other than the system voltage. If the secondary voltage is used, then jumper JP1 should be left open and jumper JP2 shorted. If a ratiometric reference (proportional to the master supply voltage) is to be used, then jumpers JP1 and JP2 should both be shorted, feeding  $V_{DD}$  through to the reference ladder.

#### OUTPUT

The outputs of the BUF11702 are fed to connector J3 (not mounted). This enables the output voltages to be monitored directly on the demonstration board or fed off-board for evaluation in a real system.

Onboard load resistors,  $R_{23}$  to  $R_{32}$ , connected to ground can also be mounted. These can be used to simulate resistive loading of the LCD source driver.

Transient improving capacitors are frequently used in LCD panel applications. Therefore, pads to mount these transient improving capacitors,  $C_6$  to  $C_{16}$ , have been included. Due to the possible magnitude of these capacitors, pads have been placed between the output of the BUF11702 and these capacitors to mount nulling resistors,  $R_{12}$  to  $R_{22}$ . If the nulling resistors are not required, shorts could be placed instead of resistors.

The pads for  $R_1$  to  $R_{32}$  and capacitors  $C_3$  to  $C_{16}$  have been laid out to support 0805 or 1206 size components.

#### PowerPAD

The BUF11702 demonstration board has been laid out to support the PowerPAD feature of the BUF11702. An area is provided on the demo board, under the BUF11702, for the exposed leadframe connection. Eighteen vias are connected to the ground plane of the demo board to significantly reduce the thermal case to ambient resistance,  $\theta_{CA}$ . See the Applications section on general PowerPAD design considerations.



#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing			(2)		(3)		(4)	
BUF07702PWPR	OBSOLETE	HTSSOP	PWP	20		TBD	Call TI	Call TI		BUF07702	
BUF07702PWPRG4	OBSOLETE	HTSSOP	PWP	20		TBD	Call TI	Call TI			
BUF11702PWP	NRND	HTSSOP	PWP	28	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	0 to 70	BUF11702	
BUF11702PWPG4	NRND	HTSSOP	PWP	28	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	0 to 70	BUF11702	
BUF11702PWPR	OBSOLETE	HTSSOP	PWP	28		TBD	Call TI	Call TI	0 to 70	BUF11702	
BUF11702PWPRG4	OBSOLETE	HTSSOP	PWP	28		TBD	Call TI	Call TI	0 to 70		

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> Only one of markings shown within the brackets will appear on the physical device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





www.ti.com

21-Mar-2013

PWP (R-PDSO-G20)

PowerPAD<sup>™</sup> PLASTIC SMALL OUTLINE



All linear dimensions are in millimeters. NOTES: Α.

- Β. This drawing is subject to change without notice.
- Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side. C.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad D.
- Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>. E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions. E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.



PWP (R-PDSO-G28)

PowerPAD<sup>™</sup> PLASTIC SMALL OUTLINE



All linear dimensions are in millimeters. NOTES: Α.

- Β. This drawing is subject to change without notice.
- Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side. C.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad D.
- Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>. E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions. E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.





#### THERMAL INFORMATION

This PowerPAD<sup>™</sup> package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: A. All linear dimensions are in millimeters B. Exposed tie strap features may not be present.

PowerPAD is a trademark of Texas Instruments



## PWP (R-PDSO-G28)

## PowerPAD<sup>™</sup> PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets.
- E. For specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>. Publication IPC-7351 is recommended for alternate designs. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconr	nectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated