

#### Is Now Part of



## ON Semiconductor®

# To learn more about ON Semiconductor, please visit our website at www.onsemi.com

Please note: As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore (\_), the underscore (\_) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (\_). Please check the ON Semiconductor website to verify the updated device numbers. The most current and up-to-date ordering information can be found at <a href="www.onsemi.com">www.onsemi.com</a>. Please email any questions regarding the system integration to Fairchild <a href="guestions@onsemi.com">guestions@onsemi.com</a>.

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officer



November 2013

## **FDMS015N04B**

# N-Channel PowerTrench<sup>®</sup> MOSFET 40 V, 100 A, 1.5 m $\Omega$

#### **Features**

- $R_{DS(on)}$  = 1.13 m $\Omega$  (Typ.) @  $V_{GS}$  = 10 V,  $I_D$  = 50 A
- Advanced Package and Silicon Combination for Low R<sub>DS(on)</sub> and High Efficiency
- · Fast Switching Speed
- · 100% UIL Tested
- · RoHS Compliant


#### Description

This N-Channel MOSFET is produced using Fairchild Semiconductor's advance PowerTrench® process that has been tailored to minimize the on-state resistance while maintaining superior switching performance.

### **Applications**

- · Synchronous Rectification for ATX / Server
- · Battery Protection Circuit
- · Motor Drives and Uninterruptible Power Supplies





## MOSFET Maximum Ratings T<sub>C</sub> = 25°C unless otherwise noted.

Symbol		Parameter		FDMS015N04B	Unit
V <sub>DSS</sub>	Drain to Source Voltage		40	V	
V <sub>GSS</sub>	Gate to Source Voltage			±20	V
I <sub>D</sub>	Drain Current	- Continuous (T <sub>C</sub> = 25°C)		100	Α
		- Continuous (T <sub>A</sub> = 25°C)	(Note 1a)	31.3	
l <sub>DM</sub>	Drain Current	- Pulsed	(Note 2)	400	Α
= AS	Single Pulsed Avalanche Energy		(Note 3)	526	mJ
D	Payer Dissipation	$(T_C = 25^{\circ}C)$		104	W
PD	Power Dissipation	$(T_A = 25^{\circ}C)$	(Note 1a)	2.5	W
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Temperat	ure Range		-55 to +150	οС

#### **Thermal Characteristics**

Symbol	Parameter	FDMS015N04B	Unit
$R_{\theta JC}$	Thermal Resistance, Junction to Case, Max.	1.2	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient, Max. (Note 1a)	50	- 6/77

## **Package Marking and Ordering Information**

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FDMS015N04B	FDMS015N04B	Power 56	13 "	12 mm	3000 units

## **Electrical Characteristics** $T_C = 25^{\circ}C$ unless otherwise noted.

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
Off Charac	cteristics					
$BV_{DSS}$	Drain to Source Breakdown Voltage	$I_D = 250 \mu\text{A},  V_{GS} = 0 \text{V}$	40	-	-	V
ΔBV <sub>DSS</sub> / ΔT <sub>J</sub>	Breakdown Voltage Temperature Coefficient	$I_D$ = 250 $\mu$ A, Referenced to 25°C	-	37	-	mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 32 V, V <sub>GS</sub> = 0 V	-	-	1	μΑ
$I_{GSS}$	Gate to Body Leakage Current	$V_{GS} = \pm 20 \text{ V}, V_{DS} = 0 \text{ V}$	-	-	±100	nA

#### **On Characteristics**

V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{GS} = V_{DS}, I_{D} = 250 \mu\text{A}$	2.0	-	4.0	V
R <sub>DS(on)</sub>	Static Drain to Source On Resistance	$V_{GS} = 10 \text{ V}, I_D = 50 \text{ A}$	-	1.13	1.5	mΩ
9 <sub>FS</sub>	Forward Transconductance	V <sub>DS</sub> = 5 V, I <sub>D</sub> = 50 A	-	171	-	S

#### **Dynamic Characteristics**

Input Capacitance	V <sub>DS</sub> = 20 V, V <sub>GS</sub> = 0 V	-	6560	8725	pF
Output Capacitance		-	2795	3720	pF
Reverse Transfer Capacitance		-	162	-	pF
Energy Releted Output Capacitance	$V_{DS} = 20 \text{ V}, V_{GS} = 0 \text{ V}$	-	3896	-	pF
Total Gate Charge at 10V		-\	91	118	nC
Gate to Source Gate Charge	$V_{DS} = 20 \text{ V}, I_{D} = 50 \text{ A}$	-	26	-	nC
Gate Charge Threshold to Plateau	V <sub>GS</sub> = 0 V to 10 V	-	9	-	nC
Gate to Drain "Miller" Charge	(Note 4)	-	16	-	nC
Equivalent Series Resistance	f = 1 MHz	-	1.4	-	Ω
	Output Capacitance Reverse Transfer Capacitance Energy Releted Output Capacitance Total Gate Charge at 10V Gate to Source Gate Charge Gate Charge Threshold to Plateau Gate to Drain "Miller" Charge	Output Capacitance $V_{DS} = 20 \text{ V}, V_{GS} = 0 \text{ V}$ f = 1 MHz  Reverse Transfer Capacitance $V_{DS} = 20 \text{ V}, V_{GS} = 0 \text{ V}$ f = 1 MHz  Total Gate Charge at 10V  Gate to Source Gate Charge $V_{DS} = 20 \text{ V}, V_{GS} = 0 \text{ V}$ Gate Charge Threshold to Plateau $V_{DS} = 20 \text{ V}, V_{DS} = 50 \text{ A}$ V $V_{DS} = 20 \text{ V}, V_{DS} = 20 \text{ V}$ V $V_{DS} = 20 \text{ V}$ V	Output Capacitance $V_{DS} = 20 \text{ V}, V_{GS} = 0 \text{ V}$ F = 1 MHz $-$ Reverse Transfer Capacitance $V_{DS} = 20 \text{ V}, V_{GS} = 0 \text{ V}$ $-$ Total Gate Charge at 10V $-$ Gate to Source Gate Charge $V_{DS} = 20 \text{ V}, V_{DS} = 20 \text{ V}$ $-$ Gate Charge $V_{DS} = 20 \text{ V}, V_{DS} = 20 \text{ V}$ $-$ Gate to Drain "Miller" Charge $V_{CS} = 0 \text{ V}$ $-$ (Note 4) $-$	Output Capacitance $V_{DS} = 20 \text{ V}, V_{GS} = 0 \text{ V}$ Reverse Transfer Capacitance $I_{ES} = 1 \text{ MHz}$ $I_$	Output Capacitance $V_{DS} = 20 \text{ V}, V_{GS} = 0 \text{ V}$ $= 1 \text{ MHz}$

### **Switching Characteristics**

t <sub>d(on)</sub>	Turn-On Delay Time		-	34	78	ns
t <sub>r</sub>		$V_{DD} = 20 \text{ V}, I_{D} = 50 \text{ A}$	-	24	58	ns
t <sub>d(off)</sub>	Turn-Off Delay Time	$V_{GS} = 10 \text{ V}, R_G = 4.7 \Omega$	-	71	152	ns
t <sub>f</sub>	Turn-Off Fall Time	(Note 4)	-/	26	62	ns

#### **Drain-Source Diode Characteristics**

I <sub>S</sub>	Maximum Continuous Drain to Source Diod	Maximum Continuous Drain to Source Diode Forward Current			100	Α
I <sub>SM</sub>	Maximum Pulsed Drain to Source Diode Fo	Maximum Pulsed Drain to Source Diode Forward Current			400	Α
$V_{SD}$	Drain to Source Diode Forward Voltage	V <sub>GS</sub> = 0 V, I <sub>SD</sub> = 50 A	-	-	1.3	V
t <sub>rr</sub>	Reverse Recovery Time	V <sub>GS</sub> = 0 V, I <sub>SD</sub> = 50 A	-	78	<b>/</b>	ns
Q <sub>rr</sub>	Reverse Recovery Charge	$dI_F/dt = 100 A/\mu s$	-	90	-	nC

#### Notes

TAR<sub>9JA</sub> is determined with the device mounted on a 1in<sup>2</sup> pad 2 oz copper pad on a 1.5 x 1.5 in. board of FR-4 material. R<sub>9JC</sub> is guaranteed by design while R<sub>9CA</sub> is determined by the user's board design.



a. 50 °C/W when mounted on a 1 in<sup>2</sup> pad of 2 oz copper.



 b. 125 °C/W when mounted on a minimum pad of 2 oz copper.

 $<sup>{\</sup>bf 2.} \ {\bf Repetitive} \ {\bf rating:} \ {\bf pulse-width} \ {\bf limited} \ {\bf by} \ {\bf maximum} \ {\bf junction} \ {\bf temperature}.$ 

<sup>3.</sup> L = 3 mH,  $I_{AS}$  = 18.72 A, starting  $T_{J}$  = 25°C.

<sup>4.</sup> Essentially independent of operating temperature typical characteristics.

## **Typical Performance Characteristics**

Figure 1. On-Region Characteristics




Figure 3. On-Resistance Variation vs.

Drain Current and Gate Voltage




Figure 5. Capacitance Characteristics




Figure 2. Transfer Characteristics




Figure 4. Body Diode Forward Voltage Variation vs. Source Current and Temperature





Figure 6. Gate Charge Characteristics



#### **Typical Performance Characteristics** (Continued)

Figure 7. Breakdown Voltage Variation vs. Temperature




Figure 9. Maximum Safe Operating Area




Figure 11. Eoss vs. Drain to Source Voltage




Figure 8. On-Resistance Variation vs. Temperature




Figure 10. Maximum Drain Current vs. Case Temperature





Figure 12. Unclamped Inductive Switching Capability



## **Typical Performance Characteristics** (Continued)

Figure 13. Transient Thermal Response Curve




Figure 14. Gate Charge Test Circuit & Waveform




Figure 15. Resistive Switching Test Circuit & Waveforms





Figure 16. Unclamped Inductive Switching Test Circuit & Waveforms






Figure 17. Peak Diode Recovery dv/dt Test Circuit & Waveforms



ON Semiconductor and in are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdt/Patent-Marking.pdf">www.onsemi.com/site/pdt/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and exp

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

## **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

ON Semiconductor: FDMS015N04B