

AS7225

Calibrated XYZ Chromatic Smart Lighting Director

General Description

The AS7225 Smart Lighting Director incorporates an embedded digital tri-stimulus chromatic 'calibrated for life' nano-optic sensor providing direct CIE1931 XYZ and CIE 1976 u'v' coordinate mapping. Adaptive algorithmic support enables a companion microprocessor to implement closed-loop, autonomous adjustment of variable CCT and daylight responsive LED lamps and luminaires. The AS7225 arrives pre-calibrated, and is designed for rapid integration into white-tunable and daylight responsive luminaire designs, delivering directives to the local microprocessor via an industry-standard I²C bus.

An additional on-chip I²C master provides native support for select ams sensors, such as the TSL4531 for combining in-looking CCT tunable director functions with outward-looking ambient light sensing and daylighting control. The AS7225 integrates standard-observer filters onto the silicon via nano-optic deposited interference filters which deliver high-stability over time and temperature. The LGA package includes a built in aperture to control light entering the sensor array. Integrated intelligence enables lifetime CCT calibration to within 2-4 Macadam steps.

Ordering Information and Content Guide appear at end of datasheet.

Key Benefits & Features

The benefits and features of this device are listed below:

Figure 1: **Added Value of Using AS7225**

Benefits	Features
Provides accurate external host MCU supervision of variable CCT and spectrally tunable lighting	Integrated intelligence with XYZ tri-stimulus color sensing for direct translation to CIE 1931 standard observer color map
Uses accurate XYZ sensed data to provide a host MCU, with its own PWMs, simple to use directives for closed loop tuned LED lighting	Automatically directs external warm and cool white PWM controlled LED strings for chromatic LED luminaire tuning. Also directs dimming (combined with PWM color tuning)
Automatic spectral and lumen maintenance over temperature and time	Supports autonomous color point and lumen output adjustment resulting in automatic spectral and lumen maintenance



Benefits	Features
Provides direct register based access to closed loop tuning directives	I ² C slave digital Interface
 Used to interface other ams sensors with native support by the AS7225 (e.g. TSL4531 for adding Daylighting operation) 	I ² C master digital interface
Rapid luminaire integration	Simple register-based commands to control and configure key light-tuning supervisory and IoT sensor expansion functions
Complete data on lighting environment	Readable registers for CIE 1931 and 1975 color-point coordinates, CCT, duv and lux
Calibrated sensing with minimal drift over time or temperature	Chromatic white color realized by silicon interference filters
Small package, with build in aperture	• 20-pin LGA package 4.5mm x 4.7mm x 2.5mm, -40°C to 85°C

Applications


- Variable CCT chromatic tuning luminaires and systems
- Daylighting-responsive luminaires and systems
- Commercial, retail, and residential white tunable/Kelvin-changing LED lighting systems
- Networked smart lighting systems

Page 2ams DatasheetDocument Feedback[v1-00] 2016-Dec-29



Block Diagram

Figure 2: Functional Blocks of AS7225



Block Diagram: The AS7225 Directs real-time closed loop Chromatic White sensing and PWM tuning to an external host MCU via I²C.

ams Datasheet Page 3
[v1-00] 2016-Dec-29
Document Feedback



Pin Assignments

Figure 3: Pin Diagram of AS7225 (Top View)




Figure 4: Pin Description of AS7225 (20 pin LGA)

Pin Number	Pin Name	Description
1	NF	Not Functional, do not connect or route to pin
2	RESN	Reset pin, active low
3	SCK	SPI serial clock
4	MOSI	SPI MOSI
5	MISO	SPI MISO
6	CSN_EE	Chip select for the required external serial flash memory, active low
7	CSN_SD	Chip select for SD Card interface, active low
8	NF	Not Functional, do not connect or route to pin
9	SCL_M	I ² C master clock pin
10	SDA_M	I ² C master data pin
11	SCL_S	I ² C slave clock pin
12	SDA_S	I ² C slave data pin
13	INT	INT (interrupt) is active Low
14	VDD2	VDD Voltage Supply

Page 4ams DatasheetDocument Feedback[v1-00] 2016-Dec-29



Pin Number	Pin Name	Description
15	MODE	Mode selection pin. Set to MODE=0 via 100Ω resistor. Other Modes are reserved.
16	GND	Ground
17	VDD1	VDD Voltage Supply
18	LED_IND	LED Driver output for Indicator LED, current sink
19	NF	Not Functional, do not connect or route to pin
20	NF	Not Functional, do not connect or route to pin



Absolute Maximum Ratings

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated under Electrical Characteristics is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. The device is not designed for high energy UV (ultraviolet) environments, including upward looking outdoor applications, which could affect long term optical performance.

Figure 5:
Absolute Maximum Ratings

Symbol	Parameter	Min	Max	Units	Comments		
		Electri	cal Paramete	ers			
V _{DD_MAX}	Supply Voltage VDD	-0.3	-0.3 5 V so		Pins VDD1 and VDD1 must be sourced from the same supply voltage		
V _{DD_IO}	Input/Output Pin Voltage	-0.3	VDD + 0.3	V	Low Voltage pins to GND		
I _{SCR}	Input Current (latch-up immunity)	± 100 mA		mA	JESD78D		
		Electros	tatic Discha	rge			
ESD _{HBM}	Electrostatic Discharge HBM	±1000		±1000		V	JS-001-2014
ESD _{CDM}	Electrostatic Discharge CDM	±500		±500		V	JSD22-C101F
	Temperate	ure Rang	es and Stora	ge Condi	tions		
T _{strg}	Storage Temperature	-40	85	°C			
T _{body}	Package Body Temperature		260	°C	IPC/JEDEC J-STD-020. The reflow peak soldering temperature (body temperature) is specified according IPC/JEDEC J-STD-020 "Moisture/Reflow Sensitivity Classification for Non-hermetic Solid State Surface Mount Devices"		
RH _{NC}	Relative Humidity (non-condensing)	5	85	%			
MSL	Moisture Sensitivity Level		3		Represents a 168 hour max. floor lifetime		

Page 6
Document Feedback
[v1-00] 2016-Dec-29



Electrical Characteristics

All limits are guaranteed with VDD = VDD1 = VDD2 = 3.3V, $T_{AMB} = 25$ °C. The parameters with min and max values are guaranteed with production tests or SQC (Statistical Quality Control) methods.

VDD1 and VDD2 must be sourced from the same 2.7-3.6V supply source.

Figure 6: Electrical Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit			
	General	Operating Condition	s						
VDD	Low Voltage operating Supply		2.7	3.3	3.6	V			
T _{AMB}	Operating Temperature		-40	25	85	°C			
I _{VDD}	Operating Current				5	mA			
	Inte	rnal RC Oscillator							
F _{OSC}	Internal RC oscillator frequency		15.7	16	16.3	MHz			
t _{JITTER} (1)	Jitter	@25°C			1.2	ns			
	Temperature Sensor								
D _{TEMP}	Absolute accuracy of the internal temperature measurement		-8.5		8.5	°C			
		Indicator LED							
I _{IND}	LED Current		1		8	mA			
I _{ACC}	Accuracy of Current		-30		30	%			
V _{LED}	Voltage range of connected LED	Vds of current sink	0.3			V			
	Digital	Inputs and Outputs							
V _{IH}	CMOS Logic High Input		0.7* VDD		VDD	V			
V _{IL}	CMOS Logic Low Input		0		0.3* VDD	V			
V _{OH}	CMOS Logic High Output	I=1mA			VDD-0.4	V			
V _{OL}	CMOS Logic Low Output	I=1mA			0.4	V			
I _{lh} , I _{IL}	Logic Input Current	Vin=0V or VDD	-1		1	μΑ			
t _{RISE} (1)	Current rise time	C(Pad)=30pF			5	ns			
t _{FALL} (1)	Current fall time	C(Pad)=30pF			5	ns			

Note(s):

ams Datasheet Page 7
[v1-00] 2016-Dec-29 Document Feedback


^{1.} Guaranteed, not production tested



Figure 7: AS7225 I²C Slave Timing Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit			
	I ² C Interface								
f _{SCLK}	SCL Clock Frequency		0		400	kHz			
t _{BUF}	Bus Free Time Between a STOP and START		1.3			μs			
t _{HD:STA}	Hold Time (Repeated) START		0.6			μs			
t _{LOW}	LOW Period of SCL Clock		1.3			μs			
t _{HIGH}	HIGH Period of SCL Clock		0.6			μs			
t _{SU:STA}	Setup Time for a Repeated START		0.6			μs			
t _{HD:DAT}	Data Hold Time		0		0.9	μs			
t _{SU:DAT}	Data Setup Time		100			ns			
t _R	Rise Time of Both SDA and SCL		20		300	ns			
t _F	Fall Time of Both SDA and SCL		20		300	ns			
t _{SU:STO}	Setup Time for STOP Condition		0.6			μs			
C _B	Capacitive Load for Each Bus Line	CB — total capacitance of one bus line in pF			400	pF			
C _{I/O}	I/O Capacitance (SDA, SCL)				10	рF			

Figure 8: I²C Slave Timing Diagram




Page 8ams DatasheetDocument Feedback[v1-00] 2016-Dec-29



Figure 9: AS7225 I²C Master Timing Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		I ² C Interface				
f _{SCLK}	SCL Clock Frequency			100	400	kHz
t _{BUF}	Bus Free Time Between a STOP and START		1.3			μs
t _{HD:STA}	Hold Time (Repeated) START		0.6			μs
t _{LOW}	LOW Period of SCL Clock		1.3			μs
t _{HIGH}	HIGH Period of SCL Clock		0.6			μs
t _{SU:STA}	Setup Time for a Repeated START		0.6			μs
t _{HD:DAT}	Data Hold Time		0		0.9	μs
t _{SU:DAT}	Data Setup Time		100			ns
t _R	Rise Time of Both SDA and SCL		20		300	ns
t _F	Fall Time of Both SDA and SCL		20		300	ns
t _{SU:STO}	Setup Time for STOP Condition		0.6			μs
C _B	Capacitive Load for Each Bus Line	CB — total capacitance of one bus line in pF			400	pF
C _{I/O}	I/O Capacitance (SDA, SCL)				10	рF

Figure 10: I²C Master Timing Diagram




ams Datasheet Page 9
[v1-00] 2016-Dec-29
Document Feedback



Figure 11: AS7225 SPI Timing Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit		
	SPI Interface							
f _{SCK}	Clock frequency		0		16	MHz		
t _{SCK_H}	Clock high time		40			ns		
t _{SCK_L}	Clock low time		40			ns		
t _{SCK_RISE}	SCK rise time		5			ns		
t _{SCK_FALL}	SCK fall time		5			ns		
t _{CSN_S}	CSN setup time	Time between CSN high-low transition to first SCK high transition	50			ns		
t _{CSN_H}	CSN hold time	Time between last SCK falling edge and CSN low-high transition	100			ns		
t _{CSN_DIS}	CSN disable time		100			ns		
t _{DO_S}	Data-out setup time		5			ns		
t _{DO_H}	Data-out hold time		5			ns		
t _{DI_V}	Data-in valid		10			ns		

Figure 12: SPI Master Write Timing Diagram



Page 10ams DatasheetDocument Feedback[v1-00] 2016-Dec-29



Figure 13: SPI Master Read Timing Diagram





Figure 14: Typical Spectral Responsivity



ams Datasheet Page 11
[v1-00] 2016-Dec-29 Document Feedback




Figure 15: AS7225 Optical Characteristics

Symbol	Parameter	Conditions	Min	Typ ⁽¹⁾	Max	Unit
Color_m (2)	Color measurement accuracy	White Light CCT = 2700K, 3500K, 4500K and 5700K		0.002		du'v'
Z_count	Z channel count accuracy	White Light CCT = 5700K	3.375	4.5	5.625	counts/ (μW/cm ²)

Note(s):

- 1. Typical values at Lux \geq 50, Integration time=400.4ms, Gain=1x, T_{AMB} = 25°C.
- 2. Calibration and measurements are made using diffused light

Figure 16: AS7225 LGA Package Field of View



Page 12ams DatasheetDocument Feedback[v1-00] 2016-Dec-29



Detailed Description

AS7225 XYZ Chromatic White Color Director

The AS7225 serves as a White Color Director for a companion host MCU. This provides high level calculated white color tuning control loop information for external LED channel PWMs via I²C registers. Director operation also provides selectable dimming information for either PWM based or independent luminaire dimming designs.

The integrated tri-stimulus sensing element is designed to meet the XYZ standard observer response compliant with the CIE 1931 standard. The device uses a 16-bit integrating analog-to-digital converter which integrates current from photodiodes. To ensure integrity of the data, upon completion of an integration cycle, results are transferred to double-buffered registers.

XYZ color point response is accomplished via standard observer interference filters which are extremely stable over time and temperature. To ensure accuracy, the AS7225 LGA package contains an internal aperture that limits the sensor field of view (PFOV) of ± 20.5°, as shown in the figure above. External optics can be used as needed to expand or reduce this built in PFOV.

For Daylight operation the AS7225 can be used two ways. As a standalone device pointing out of the luminaire, or if pointing inward for white color, it can support daylighting operation by using an I²C master connected **ams** TSL4531 for ambient light sensing. In either case the AS7225 is the Daylighting engine and directs the external MCU.

Overall AS7225 timing generation uses an on chip 16MHz temperature compensated oscillator for master clock timing.

MODE Pin

The AS7225 MODE pin must be connected to ground (GND) via a 100Ω resistor (1%) to set the AS7225 mode of operation. All other MODEs (using other resistor values) are reserved.

Indicator LED

An LED, connected to pin LED_IND, is used to indicate programming progress of the device. During programming of the AS7225 via an external SD card, the indicator LED starts blinking operation. When programming is finished the indicator LED stays on. The LED IND pin is set for 1mA LED operation by the AS7225 factory firmware, and is not under user control.

Refer to the separate **ams** document for a complete description of AS7225 Firmware Update Methodology.


ams Datasheet Page 13 **Document Feedback**



Reset

Pulling down the RESN pin for longer than 100ms resets the AS7225.

Figure 17: Reset Circuit



Interrupt Operation

Register bits DATA_RDY and PWM_RDY and the INT pin are used to monitor sensor integration activity complete and whether PWM target information is available for the MCU. If the interrupt register bit for either are enabled (RDY_INT = 1, PWM_INT = 1) then when either of these activities become active, indicating available data, the INT pin is pulled low in addition to setting the ready register bit(s). The INT Line is released when the appropriate control register (CONV_Control and/or DIR_Control) is read. DATA_RDY is cleared to 0 when any of the sensor registers X, Y, Z are read. For multi-byte sensor data (2 or 4 bytes), after the 1st byte is read the remaining get shadow buffer protected in case an integration cycle completes just after the 1st byte is read.

I²C Slave Interface

Interface and control can be accomplished through an I²C compatible slave interface to a set of registers that access device control functions and output data. These control and output registers on the AS7225 are, in reality, implemented as *virtual* registers in software. The actual I²C slave hardware registers number only three and are described in the table below. The steps necessary to access the virtual registers defined in the pages that follow are explained in pseudocode for external I²C master writes and reads below.

Page 14
Document Feedback [v1-00] 2016-Dec-29



I²C Feature List

• Fast mode (400kHz) and standard mode (100kHz) support.

• 7+1-bit addressing mode.

• Write format: Byte. • Read format: Byte.

Figure 18: I²C Slave Device Address and Physical Registers

Entity	Description	Note
Device Slave Address	8-bit Slave Address	Byte = 1001001x (device address = 49 hex) x= 1 for Master Read (byte = 93 hex) x= 0 for Master Write (byte = 92 hex)
STATUS Register	I ² C slave interface STATUS register. Read-only.	Register Address = 0x00 Bit 1: TX_VALID 0 -> New data may be written to WRITE register 1 -> WRITE register occupied. Do NOT write. Bit 0: RX_VALID 0 -> No data is ready to be read in READ register. 1 -> Data byte available in READ register.
WRITE Register	I ² C slave interface WRITE register. Write-only.	Register Address = 0x01 8-Bits of data written by the I ² C Master intended for receipt by the I ² C slave. Used for both <i>virtual</i> register addresses and write data.
READ Register	I ² C slave interface READ register. Read-only.	Register Address = 0x02 8-Bits of data to be read by the I ² C Master.

I²C Virtual Register Write Access

I²C Virtual Resister Byte Write, detailed below, shows the pseudocode necessary to write virtual registers on the AS7225. Note that, because the actual registers of interest are realized as virtual registers, a means of indicating whether there is a pending read or write operation of a given virtual register is needed. To convey this information, the most significant bit of the virtual register address is used as a marker. If it is 1, then a write is pending, otherwise the slave is expecting a virtual read operation. The pseudocode illustrates the proper technique for polling of the I²C slave status register to ensure the slave is ready for each transaction.

ams Datasheet Page 15 Document Feedback



I²C Virtual Register Byte Write

Pseudocode

Poll I²C slave STATUS register;

If TX_VALID bit is 0, a write can be performed on the interface;

Send a virtual register address and set the MSB of the register address to 1 to indicate the pending write; Poll I²C slave STATUS register;

If TX_VALID bit is 0, the virtual register address for the write has been received and the data may now be written; Write the data.

Sample Code:

```
#define I2C_AS72XX_SLAVE_STATUS_REG
                                          0x00
#define I2C_AS72XX_SLAVE_WRITE_REG
                                          0x01
#define I2C_AS72XX_SLAVE_READ_REG
                                          0x02
#define I2C_AS72XX_SLAVE_TX_VALID
                                          0x02
#define I2C_AS72XX_SLAVE_RX_VALID
                                          0x01
void i2cm_AS72xx_write(uint8_t virtualReg, uint8_t d)
        volatile uint8_tstatus;
        while (1)
                 // Read slave I2C status to see if the write buffer is ready.
                 status = i2cm_read(I2C_AS72XX_SLAVE_STATUS_REG);
                 if ((status & I2C_AS72XX_SLAVE_TX_VALID) == 0)
                         // No inbound TX pending at slave. Okay to write now.
                         break;
        // Send the virtual register address (setting bit 7 to indicate a pending write).
        i2cm_write(I2C_AS72XX_SLAVE_WRITE_REG, (virtualReg | 0x80));
        while (1)
                 // Read the slave I2C status to see if the write buffer is ready.
                 status = i2cm_read(I2C_AS72XX_SLAVE_STATUS_REG);
                 if ((status & I2C_AS72XX_SLAVE_TX_VALID) == 0)
                         // No inbound TX pending at slave. Okay to write data now.
                         break;
        // Send the data to complete the operation.
        i2cm_write(I2C_AS72XX_SLAVE_WRITE_REG, d);
```

Page 16

Document Feedback

[v1-00] 2016-Dec-29



I²C Virtual Register Read Access

I²C Virtual Register Byte Read, detailed below, shows the pseudocode necessary to read virtual registers on the AS7225. Note that in this case, reading a virtual register, the register address is not modified.

I²C Virtual Register Byte Read

Pseudocode

```
Poll I<sup>2</sup>C slave STATUS register;
If TX_VALID bit is 0, the virtual register address for the read may be written;
Send a virtual register address;
Poll I<sup>2</sup>C slave STATUS register;
If RX_VALID bit is 1, the read data is ready;
Read the data.
                                                 Sample Code:
uint8_t i2cm_AS72xx_read(uint8_t virtualReg)
         volatile uint8_t status, d;
         while (1)
                  // Read slave I2C status to see if the read buffer is ready.
                  status = i2cm_read(I2C_AS72XX_SLAVE_STATUS_REG);
                  if ((status & I2C_AS72XX_SLAVE_TX_VALID) == 0)
                           // No inbound TX pending at slave. Okay to write now.
                           break;
         // Send the virtual register address (setting bit 7 to indicate a pending write).
         i2cm_write(I2C_AS72XX_SLAVE_WRITE_REG, virtualReg);
         while (1)
                  // Read the slave I2C status to see if our read data is available.
                  status = i2cm\_read(I2C\_AS72XX\_SLAVE\_STATUS\_REG);
                  if ((status & I2C_AS72XX_SLAVE_RX_VALID) != 0)
                           // Read data is ready.
                           break;
         // Read the data to complete the operation.
         d = i2cm_read(I2C_AS72XX_SLAVE_READ_REG);
         return d;s
}
```

The details of the i2cm read() and i2cm write() functions in previous Figures are dependent upon the nature and implementation of the external I²C master device.


ams Datasheet Page 17



4-Byte Floating-Point (FP) Registers

In addition to single and two byte, several 4 byte registers (hex) are shown in the tables starting below. Here is an example of how the registers are used to represent floating point data (based on the IEEE 754 standard):

Figure 19: Example of the IEEE 754 Standard



The floating point (FP) value assumed by 32 bit binary32 data with a biased exponent e (the 8 bit unsigned integer) and a 23 bit fraction is (for the above example):

(EQ1) FPvalue =
$$(-1)^{\text{sign}} \left(1 + \sum_{i=1}^{23} b_{23-i} 2^{-i} \right) \times 2^{(e-127)}$$

(EQ2) FPvalue =
$$(-1)^0 \left(1 + \sum_{i=1}^{23} b_{23-i} 2^{-i}\right) \times 2^{(124-127)}$$

(EQ3) FPvalue =
$$1 \times (1 + 2^{-2}) \times 2^{(-3)} = 0.15625$$

Page 18
Document Feedback
[v1-00] 2016-Dec-29



I²C Virtual Register Set

The Figure below provides a summary of the AS7225 I²C register set. Figures after that provide additional register details. All register data is hex, and all multi-byte entities are Big Endian (most significant byte is situated at the lowest register address).

Multiple byte registers (2 byte integer or 4 byte floating point) must be read in the order of ascending register addresses (low to high). And if capable of being written to, must also be written in the order of ascending register addresses.

Figure 20: I²C Virtual Register Overview

Addr	Name	<d7></d7>	<d6></d6>	<d5></d5>	<d4></d4>	<d3></d3>	<d2></d2>	<d1></d1>	<d0></d0>
			Dev	vice Versi	on Registers				
0x00	HW_V_H								
0x01	HW_V_L								
0x02	FW_V_H								
0x03	FW_V_L								
		!	General S	Setup and	Control Reg	isters	!	 	
0x04	CONV_Control	OVFL	RDY_INT	C	SAIN	RS	VD	DATA_RDY	RST
0x05	INTEG_T								
0x06	Device_Temp								
0x08	LED_String_ Init			RSVD			SLH	LEARN	FRST
		•	Direc	tor Opera	tion Registe	rs	•		
0x64	DIR_Control		NUM_CHAN		PWM_INT	CT_EN	DL_EN	START	PWM_ RDY
0x65	DIR_Setup		RS	VD		PWM2	PWM1	CT_M	ODE
0x50	DIR_CH_1_L								
0x51	DIR_CH_1_H								
0x52	DIR_CH_2_L								
0x53	DIR_CH_2_H								
0x60	DIR_CCTT_L								
0x61	DIR_CCTT_H								
0x62	DIR_LUXT_L								
0x63	DIR_LUXT_H								

ams Datasheet Page 19
[v1-00] 2016-Dec-29 Document Feedback



0x66	DIR_LUX_ MAX_L						
0x67	DIR_LUX_ MAX_H						
0x44: 0x47	X_Scale						
0x48: 0x4B	Y_Scale						
0x4C: 0x4F	Z_Scale						
0x70: 0x73	X_D_Scale						
0x74: 0x77	Y_D_Scale						
0x78: 0x7B	Z_D_Scale						
		 Calibrat	ed Senso	r Result Regi	sters		
0x14: 0x17	Cal_X						
0x18: 0x1B	Cal_Y						
0x1C: 0x1F	Cal_Z						
0x20: 0x23	Cal_x_1931						
0x24: 0x27	Cal_y_1931						
0x28: 0x2B	Cal_u_pri						
0x2C: 0x2F	Cal_v_pri						
0x30: 0x33	Cal_u						
0x34: 0x37	Cal_v						
0x38: 0x3B	Cal_DUV						
0x3C	Cal_LUX_L						

Page 20ams DatasheetDocument Feedback[v1-00] 2016-Dec-29



0x3D	Cal_LUX_H				
0x3E	Cal_CCT_L				
0x3F	Cal_CCT_H				

Hardware Version Registers

These byte registers are used together as HW_V_H: HW_V_L

Figure 21: Hardware Version Registers

	Addr: 0x00	HW_V_H				
Bit	Bit Name	Default	Access	Bit Description		
7:0	Device Type	01000000	R	Device type number		
	Addr: 0x01	HW_V_L				
Bit	Bit Name	Default	Access	Bit Description		
7:0	HW Version	00011001	R	Hardware version number		

Firmware Version Registers

These byte registers are used together as FW_V_H: FW_V_L

Figure 22: Firmware Version Registers

	Addr: 0x02			FW_V_H
Bit	Bit Name	Default	Access	Bit Description
7:0	Major Version	-	R	Major version
3:0	Minor Version	-	R	Minor version [5:2]

	Addr: 0x03		FW_V_L				
Bit	Bit Name	Default	Access	Bit Description			
7:6	Minor Version	-	R	Minor version [0:1]			
5:0	Sub Version	-	R	Sub version			

ams Datasheet Page 21
[v1-00] 2016-Dec-29 Document Feedback



Figure 23: CONV_Control Register

Ac	ddr: 0x04/0x84 (R/W)	CONV_Control					
Bit	Bit Name	Default	Access	Bit Description			
7	OVFL	0	R	1 = At least one of the sensor channels has saturated (overflow). Solution is to reduce Gain or Integration time. Cleared (=0) after read if set. Cleared (=0) after device reset.			
6	RDY_INT	0	R/W	1 = Interrupt pin will be driven low when DATA_RDY bit is set. 0 = DATA_RDY bit does not set interrupt.			
5:4	GAIN	00	R/W	Sensor Channel Gain Setting (all sensors, Read/Write 00=1x Gain; 01=3.7x; 10=16x; 11=64x			
3:2	RSVD	00		Reserved, do not use			
1	DATA_RDY	0	R	1= Conversion Data Ready to read, sets INT active if interrupt is enabled. Can be polled independent of INT usage. Cleared (=0) after read if set. Cleared (=0) after device reset.			
0	RST	0	R/W	Soft Reset, set to 1 for soft reset. Goes to 0 when complete.			

Figure 24: INTEG_T Register

Ad	ddr: 0x05/0x85 (R/W)			INTEG_T	
Bit	Bit Name	Default	Access	Bit Description	
7:0	INTEG_T	-	R/W	Sensor Integration time = <value>*2.8ms (valid value range 1-255)</value>	

Figure 25: Device_Temp Register

	Addr: 0x06			Device_Temp	
Bit	Bit Name	Default	Access	Bit Description	
7:0	Device_Temp	-	R	Device internal temperature (1 byte). Byte is a hex integer value, in °C.	

Page 22ams DatasheetDocument Feedback[v1-00] 2016-Dec-29



LED String Initialization Register

LED string initialization must be performed at least once, and is initiated by the AS7225 if the SLH bit=0. While in LEARN operation LUX and CCT targets from the host MCU are ignored. Once complete Director based tuning, with MCU set LUX and CCT targets, can begin. String Learn History is stored in persistent memory, so if a FRST is performed a LEARN operation will be initiated. After SLH=1, the MCU can initiate a LEARN by setting LEARN=1.

Figure 26: LED String Initialization Register

Ad	ddr: 0x08/0x88 (R/W)	LED_String_Init				
Bit	Bit Name	Default	Access	Bit Description		
7:3	RSVD	00000		Reserved, do not use		
2	SLH	0	R	String Learn History. If set to 1, a prior LEARN operation has been performed. SLH value is stored in persistent memory but will be cleared if a FRST operation is performed.		
1	LEARN	0	R/W	 If=1 Directs the MCU through an LED String Learn operation: Learns Warm and Cool LED string numbers (string 1 or 2) Learns Warm and Cool LED string CCT values Learns max LUX LEARN is set by the AS7225 automatically if SLH=0. After SLH=1, the MCU can set it at any time to initiate another Learn. 		
0	FRST	0	R/W	Factory Reset. Setting to 1 clears persistent memory data and then performs a soft reset. Goes to 0 when complete.		

ams Datasheet Page 23
[v1-00] 2016-Dec-29 Document Feedback



Figure 27: DIR_Control Register

Ad	ddr: 0x64/0xE4 (R/W)	DIR_Control				
Bit	Bit Name	Default	Access	Bit Description		
	All bits except bit 0 ar	e set (or read	l) by the exte	rnal MCU. Bit 0 is read only by the external MCU		
7:5	NUM_CHAN	010	R/W	010 = 2 channels (PWM1-PWM2) 001 = 1 channel (PWM1 only, which is used for Daylighting if no TSL4531 is attached. Daylighting bit must be set to 1.) (all other 7:5 values are reserved)		
4	PWM_INT	0	R/W	When 1 = INT pin will be driven low when PWM_RDY is set 0 = INT pin will not be driven low when PWM_RDY is set		
3	CT_EN	1	R/W	1 = overall Color Tuning function enabled 0 = disabled		
2	DL_EN	1	R/W	1 = Daylighting function enabled 0 = disabled		
1	START	0	R/W	1=host MCU has completed last directive and is ready for AS7225 conversion start. Cleared by AS7225 automatically after being set, and at device reset.		
0	PWM_RDY	0	R/W	1=New PWM target value directives are ready for the MCU. To return to 0 it must be set to 0 by the host MCU.		

Page 24ams DatasheetDocument Feedback[v1-00] 2016-Dec-29



Figure 28: DIR_Setup Register

A	ddr: 0x65/0xE5 (R/W)	DIR_Setup				
Bit	Bit Name	Default	Access	Bit Description		
	All I	oits except bi	its 7:4 are set	(or read) by the external MCU		
7:4	RSVD	0000	-	Reserved, do not use		
3	PWM2	1	R/W	Set =1 for color tuning with PWM2 Set =0 for no color tuning with PWM2		
2	PWM1	1	R/W	Set =1 for color tuning with PWM1 Set =0 for no color tuning with PWM1		
1:0	CT_MODE	00	R/W	00 = Set to CCT Tuning mode (all other 1:0 settings are reserved)		

Director Channel_1 Result Registers

These byte registers are used together as DIR_CH_1_H: DIR_CH_1_L

In Color Tuning Operation:

The registers create a 16 bit integer value from 0 to 65535 representing a PWM (Color + Dimming) tuning percentage between 0.00 and 100.00%.

Example: 0001101001001111 = 1A4F= 6735 = 10.28%

In Daylighting Operation (single PWM and no TSL4531):

The registers create a 16 bit integer value from 0 to 65535 representing a PWM Lux tuning percentage between 0.00 and 100.00%.

Figure 29:
Director Channel_1 Result Registers

Į.	Addr: 0x50	DIR_CH_1_L				
Bit	Bit Name	Default	Access	Bit Description		
7:0	DIR_CH_1_L	00000000	R	Channel 1 low byte		
	Addr: 0x51					
A	Addr: 0x51			DIR_CH_1_H		
Bit	Addr: 0x51 Bit Name	Default	Access	DIR_CH_1_H Bit Description		

ams Datasheet Page 25
[v1-00] 2016-Dec-29 Document Feedback



Director Channel_2 Result Registers

These byte registers are used together as DIR_CH_2_H: DIR_CH_2_L

The registers create a 16 bit integer value from 0 to 65535 representing a PWM (Color + Dimming) tuning percentage between 0.00 and 100.00%.

Example: 0001101001001111 = 1A4F= 6735 = 10.28%

Figure 30:
Director Channel_2 Result Registers

Addr: 0x52		DIR_CH_2_L			
Bit	Bit Name	Default	Access	Bit Description	
7:0	DIR_CH_1_L	00000000	R	Channel 2 low byte	
Addr: 0x53					
	Addr: 0x53			DIR_CH_2_H	
Bit	Addr: 0x53 Bit Name	Default	Access	DIR_CH_2_H Bit Description	

Director Target for CCT Registers

These byte registers are used together as DIR_CCTT_H: DIR_CCTT_L

They create a 16 bit integer value for CCT target (Kelvin). Example: $0000101110111000 = 3000 \, ^{\circ} K$

Figure 31: Director Target for CCT Registers

Addr: 0x60/0xE0 (R/W)		DIR_CCTT_L			
Bit	Bit Name	Default	Access	Bit Description	
7:0	DIR_CCTT_L	00000000	R/W	Director target for CCT, low byte	
Add	lr: 0x61/0xE1 (R/W)			DIR_CCTT_H	
Bit	Bit Name	Default	Access	Bit Description	
7:0	DIR_CCTT_H	00000000	R/W	Director target for CCT, high byte	

Director Target for LUX Registers

These byte registers are used together as DIR_LUXT_H: DIR_LUXT_L

Page 26

Document Feedback

[v1-00] 2016-Dec-29



They create a 16 bit integer value for LUX target. Example: 00000011111101000 = 1000 LUX

Note that if LUXT is ever set higher than that set in the LUX MAX registers, it will be reduced to LUX MAX by the AS7225.

Figure 32: Director Target for LUX Registers

Addr: 0x62/0xE2 (R/W)		DIR_LUXT_L			
Bit	Bit Name	Default	Access	Bit Description	
7:0	DIR_LUXT_L	00000000	R/W	Director target for LUX, low byte	
Addr: 0x63/0xE3 (R/W)		DIR_LUXT_H			
Bit	Bit Name	Default	Access	Bit Description	
7:0			R/W	Director target for LUX, high byte	

ams Datasheet Page 27
[v1-00] 2016-Dec-29 Document Feedback



Director LUX Maximum Registers

These byte registers are used together as DIR_LUX_MAX_H: DIR_LUX_MAX_L

They create a 16 bit integer value for maximum allowed LUX as set by the MCU.

Example: 0000001111101000 = 1000 LUX MAX

Note that the LUXT registers are ever set higher than that set in the LUX MAX registers, they will be reduced to LUX MAX by the AS7225. And if both DIR_LUX_MAX_H and DIR_LUX_MAX_L are set to zero, the LUX MAX function is disabled.

Figure 33: Director LUX Maximum Registers

Addr: 0x66/0xE6 (R/W)		DIR_LUX_MAX_L			
Bit	Bit Name	Default	Access	Bit Description	
7:0	DIR_LUX_MAX_L	00000000	R/W	Director setting for LUX maximum, low byte	
Addr: 0x67/0xE7 (R/W)				DIR_LUX_MAX_H	
Bit	Bit Name	Default	Access	Bit Description	
7:0	DIR_LUX_MAX_H	00000000	R/W	Director setting for LUX maximum, high byte	

Page 28ams DatasheetDocument Feedback[v1-00] 2016-Dec-29



XYZ Scale Registers

These 4 byte floating point registers can be used as needed by the MCU to individually scale the Cal_X, Cal_Y and Cal_Z data registers.

Figure 34: XYZ Scale Registers

Addr: 0x44:0x47 (R) 0xC4:0xC7 (W)		X_Scale			
Bit	Bit Name	Default	Access	Bit Description	
31:0	X_Scale	1.0	R/W	X Scale (4 byte floating point)	
Addr: 0x48:0x4B (R) 0xC8:0xCB (W)		Y_Scale			
Bit	Bit Name	Default	Access	Bit Description	
31:0	Y_Scale	1.0	R/W	Y Scale (4 byte floating point)	
Addr: 0x4C:0x4F (R) 0xCC:0xCF (W)		Z_Scale			
Bit	Bit Name	Default	Access	Bit Description	
31:0	Z_Scale	1.0	R/W	Z Scale (4 byte floating point)	

ams Datasheet Page 29
[v1-00] 2016-Dec-29
Document Feedback



XYZ Diffuser Scale Registers

These 4 byte floating point registers can be used as needed by the MCU to individually scale for any Diffuser being used in the AS7225 application. They also scale the Cal_X, Cal_Y and Cal_Z data registers.

Figure 35: XYZ Diffuser Scale Registers

Addr: 0x70:0x73 (R) 0xF0:0xF3 (W)		X_D_Scale			
Bit	Bit Name	Default	Access	Bit Description	
31:0	X_D_Scale	1.0	R/W	X Diffuser Scale (4 byte floating point)	
	Addr: 74:0x77 (R) F4:0xF7 (W)	Y_D_Scale			
Bit	Bit Name	Default	Access	Bit Description	
31:0	Y_D_Scale	1.0	R/W	Y Diffuser Scale (4 byte floating point)	
Addr: 0x78:0x7B (R) 0xF8:0xFB (W)		Z_D_Scale			
Bit	Bit Name	Default	Access	Bit Description	
31:0	Z_D_Scale	1.0	R/W	Z Diffuser Scale (4 byte floating point)	

Figure 36: Calibrated XYZ Result Registers

Addr: 0x14:0x17		Cal_X			
Bit	Bit Name	Default	Access	Bit Description	
31:0	Cal_X	-	R	Calibrated X data (4 byte floating point)	
Ado	lr: 0x18:0x1B	Cal_Y			
Bit	Bit Name	Default	Access	Bit Description	
31:0	Cal_Y	-	R	Calibrate Y data (4 byte floating point)	
Addr: 0x1C:0x1F			Cal_Z		
Bit	Bit Name	Default	Access	Bit Description	
31:0	Cal_Z	-	R	Calibrated Z data (4 byte floating point)	

Page 30ams DatasheetDocument Feedback[v1-00] 2016-Dec-29



Figure 37: Calibrated CIE 1931 x and y Result Registers

Addr: 0x20:0x23		Cal_x				
Bit	Bit Name	Default	Access	Bit Description		
31:0	Cal_x	-	R	Calibrated x data (4 byte floating point)		
Add	Addr: 0x24:0x27		Cal_y			
Bit	Bit Name	Default	Access	Bit Description		
31:0	Cal_y	-	R	Calibrate y data (4 byte floating point)		

Figure 38: Calibrated CIE 1976 u', v', u and v Result Registers

Addr: 0x28:0x2B		Cal_u_pri			
Bit	Bit Name	Default	Access	Bit Description	
31:0	Cal_u_pri	-	R	Calibrated u' data (4 byte floating point)	
Ado	lr: 0x2C:0x2F		Cal_v_pri		
Bit	Bit Name	Default	Access	Bit Description	
31:0	Cal_v_pri	-	R	Calibrate v' data (4 byte floating point)	
Addr: 0x30:0x33			Cal_u		
Bit	Bit Name	Default	Access	Bit Description	
31:0	Cal_u	-	R	Calibrated u data (4 byte floating point)	

Addr: 0x34:0x37		Cal_v		
Bit	Bit Name	Default	Access	Bit Description
31:0	Cal_v	-	R	Calibrate v data (4 byte floating point)

Figure 39: Calibrated DUV Result Register

Addr: 0x38:0x3B			Cal_DUV	
Bit	Bit Name	Default	Access	Bit Description
31:0	Cal_DUV	-	R	Calibrated DUV data (4 byte floating point)

ams Datasheet Page 31
[v1-00] 2016-Dec-29 Document Feedback



Calibrated LUX Result Registers

These byte registers are used together as CAL_LUX_H: CAL_LUX_L

They create a 16 bit integer value for calibrated LUX.

Example: 0000001111101000 = 1000 Lux

Figure 40: Calibrated LUX Result Registers

Addr: 0x3C		CAL_LUX_L		
Bit	Bit Name	Default	Access	Bit Description
7:0	CAL_LUX_L	-	R	Calibrated LUX data, low byte

Addr: 0x3D		CAL_LUX_H			
Bit	Bit Name	Default	Access	Bit Description	
7:0	CAL_LUX_H	-	R	Calibrated LUX data, high byte	

Page 32ams DatasheetDocument Feedback[v1-00] 2016-Dec-29



Calibrated CCT Result Registers

These byte registers are used together as CAL_CCT_H: CAL_CCT_L

They create a 16 bit integer value for sensed CCT (Kelvin).

Example: 0000101110111000 = 3000 K

Figure 41: Calibrated CCT Result Registers

Addr: 0x3E		CAL_CCT_L			
Bit	Bit Name	Default	Access	Bit Description	
7:0	CAL_CCT_L	-	R	Calibrated CCT data, low byte	

Addr: 0x3F		CAL_CCT_H			
Bit	Bit Name	Default	Access	Bit Description	
7:0	CAL_CCT_H	-	R	Calibrated CCT data, high byte	

ams Datasheet Page 33
[v1-00] 2016-Dec-29 Document Feedback



I²C Master Interface (Local Sensor Interface)

The I²C Master interface can be used to connect external sensors such as the TSL4531 ambient light sensor (or other external sensors with AS7225 native support). Refer to the separate **ams** Application note for external sensor usage with the AS7225.

I²C Feature List

- Clock is set to 100kHz
- 7+1-bit addressing mode.
- Write formats: Single-Byte-Write, Page-Write
- Read formats: Random-Read, Sequential-Read

I²C Protocol

Figure 42: I²C Symbol Definition

Symbol	Definition	RW	Note
S	Start condition after stop	R	1 bit
Sr	Repeated start	R	1 bit
SW	Slave address for write	R	Slave address
SR	Slave address for read	R	Slave address
WA	Word address	R	8 bit
Α	Acknowledge	W	1 bit
N	No Acknowledge	R	1 bit
Data	Data/write	R	8 bit
Data (n)	Data/read	W	8 bit
Р	Stop condition	R	1 bit
WA++	Slave Increment word address	R	During acknowledge

The above I²C symbol definition table describes the symbols used in the following Read and Write descriptions.

Page 34

Document Feedback

[v1-00] 2016-Dec-29



I²C Write Access

Byte Write and Page Write formats are used to write data to the slave.

Figure 43: I²C Byte Write





Figure 44: I²C Page Write



The transmission begins with the START condition, which is generated by the master when the bus is in IDLE state (the bus is free). The device-write address is followed by the word address. After the word address any number of data bytes can be sent to the slave. The word address is incremented internally, in order to write subsequent data bytes on subsequent address locations.

For reading data from the slave device, the master has to change the transfer direction. This can be done either with a repeated START condition followed by the device-read address, or simply with a new transmission START followed by the device-read address, when the bus is in IDLE state. The device-read address is always followed by the 1st register byte transmitted from the slave. In Read Mode any number of subsequent register bytes can be read from the slave. The word address is incremented internally.


ams Datasheet Page 35
[v1-00] 2016-Dec-29 Document Feedback



I²C Read Access

Random, Sequential and Current Address Read are used to read data from the slave.

Figure 45: I²C Random Read




Random Read and Sequential Read are combined formats. The repeated START condition is used to change the direction after the data transfer from the master.

The word address transfer is initiated with a START condition issued by the master while the bus is idle. The START condition is followed by the device-write address and the word address.

In order to change the data direction a repeated START condition is issued on the 1st SCL pulse after the acknowledge bit of the word address transfer. After the reception of the device-read address, the slave becomes the transmitter. In this state the slave transmits register data located by the previous received word address vector. The master responds to the data byte with a not-acknowledge, and issues a STOP condition on the bus.

Figure 46: I²C Sequential Read



I²C Sequential Read: Shows the format of an I²C sequential read access.

Sequential Read is the extended form of Random Read, as more than one register-data bytes are transferred subsequently. In difference to the Random Read, for a sequential read the transferred register-data bytes are responded by an acknowledgement from the master. The number of data bytes transferred in one sequence is unlimited (consider the behavior of the word-address counter). To terminate the transmission the master has to send a not-acknowledge following the last data byte and generate the STOP condition subsequently.

The AS7225 is compatible to the NXP two wire specifications. http://www.nxp.com/documents/user_manual/UM10204.pdf

Version 4.0 Feb 2012 for standard mode and fast mode.

Page 36

Document Feedback


[v1-00] 2016-Dec-29



Application Information


Schematics

Figure 47:
AS7225 Color Tuning, Daylighting and Spectral Presence Application



AS7225 Color Tuning, Daylighting and Spectral Presence Application: AS7225 <u>Inward-looking</u> luminaire integration requires adding supported sensors via I²C for daylighting and/or spectral presence.

Figure 48: AS7225 Daylighting and Spectral Presence Application




AS7225 Daylighting and Spectral Presence Application: AS7225 Outward-looking luminaire integration uses the internal sensor for daylighting and/or spectral presence. CCT-tuning is not supported for outward looking configurations.

ams Datasheet Page 37
[v1-00] 2016-Dec-29 Document Feedback



PCB Layout

Figure 49: Typical Layout Routing



In order to prevent interference, avoid trace routing feedthroughs with exposure directly under the AS7225. An example routing is illustrated in the diagram.


The AS7225 demo board, with schematic and PCB layout documentation, is available from **ams** for additional design information.

Page 38ams DatasheetDocument Feedback[v1-00] 2016-Dec-29



Package Drawings & Markings

Figure 50: Package Drawing



Note(s):

- 1. Unless otherwise specified, all dimensions are in millimeters.
- 2. Tolerances: Angular (± .5°), Two Place Decimal (± .015), Three Place Decimal (± .010)
- 3. Contact finish is Au.
- 4. This package contains no lead (Pb).
- $5. \ This \ drawing \ is \ subject \ to \ change \ without \ notice.$
- 6. XXXXX = tracecode


ams Datasheet Page 39
[v1-00] 2016-Dec-29 Document Feedback



PCB Pad Layout

Suggested PCB pad layout guidelines for the LGA package are show. Flash Gold is recommended as a surface finish for the landing pads.

Figure 51:
Recommended PCB Pad Layout



Note(s):


- 1. Unless otherwise specified, all dimensions are in millimeters.
- 2. Dimensional tolerances are ± 0.05 mm unless otherwise noted.
- 3. This drawing is subject to change without notice.

Page 40ams DatasheetDocument Feedback[v1-00] 2016-Dec-29



Mechanical Data

Figure 52: **Tape & Reel Information**



Note(s):

- 1. Measured from centreline of sprocket hole to centreline of pocket.
- 2. Cumulative tolerance of 10 sprocket holes is \pm 0.20.
- 3. Measured from centreline of sprocket hole to centreline of pocket.
- 4. Other material available.
- 5. All dimensions are in millimeters unless otherwise stated.

ams Datasheet Page 41 **Document Feedback**



Soldering, Manufacturing Process Considerations & Storage Information


Solder Reflow Profile

The module has been tested and has demonstrated an ability to be reflow soldered to a PCB substrate. The solder reflow profile describes the expected maximum heat exposure of components during the solder reflow process of product on a PCB. Temperature is measured on top of component. The components should be limited to a maximum of three passes through this solder reflow profile.

Figure 53:
Recommended Reflow Soldering Profile

Profile Feature	Reference	Device	
Average temperature gradient in preheating		2.5°C/s	
Soak Time	t _{SOAK}	2 to 3 minutes	
Time above 217°C (T ₁)	t ₁	Max 60s	
Time above 230°C (T ₂)	t ₂	Max 50s	
Time above Tpeak - 10°C (T ₃)	t ₃	Max 10s	
Peak temperature in reflow	Tpeak	260°C	
Temperature gradient in cooling		Max - 5°C/s	

Figure 54: Solder Reflow Profile Graph



Page 42

Document Feedback

[v1-00] 2016-Dec-29



Manufacturing Process Considerations

The AS7225 package is compatible with standard reflow no-clean and cleaning processes including aqueous, solvent or ultrasonic techniques. However, as an open-aperture device, precautions <u>must</u> be taken to avoid particulate or solvent contamination as a result of any manufacturing processes, including pick and place, reflow, cleaning, integration assembly and/or testing. Temporary covering of the aperture is allowed. To avoid degradation of accuracy or performance in the end product, care should be taken that any temporary covering and associated sealants/debris are thoroughly removed prior to any optical testing or final packaging.

Storage Information

Moisture Sensitivity Optical characteristics of the device can be adversely affected during the soldering process by the release and vaporization of moisture that has been previously absorbed into the package. To ensure the package contains the smallest amount of absorbed moisture possible, each device is baked prior to being dry packed for shipping. Devices are dry packed in a sealed aluminized envelope called a moisture-barrier bag with silica gel to protect them from ambient moisture during shipping, handling, and storage before use.

Shelf Life

The calculated shelf life of the device in an unopened moisture barrier bag is 12 months from the date code on the bag when stored under the following conditions:

• Shelf Life: 12 months

• Ambient Temperature: <40°C

• Relative Humidity: <90%

Rebaking of the devices will be required if the devices exceed the 12 month shelf life or the Humidity Indicator Card shows that the devices were exposed to conditions beyond the allowable moisture region.

ams Datasheet Page 43
[v1-00] 2016-Dec-29 Document Feedback



Floor Life

The module has been assigned a moisture sensitivity level of MSL 3. As a result, the floor life of devices removed from the moisture barrier bag is 168 hours from the time the bag was opened, provided that the devices are stored under the following conditions:

• Floor Life: 168 hours

• Ambient Temperature: <30°C

• Relative Humidity: <60%

If the floor life or the temperature/humidity conditions have been exceeded, the devices must be rebaked prior to solder reflow or dry packing.

Rebaking Instructions

When the shelf life or floor life limits have been exceeded, rebake at 50°C for 12 hours.

Page 44

Document Feedback [v1-00] 2016-Dec-29



Ordering & Contact Information

Figure 55:

AS7225 Ordering Information (1)

Ordering Code	Package	Marking	Description	Delivery Form	Delivery Quantity
AS7225-BLGT	20-pin LGA	AS7225	Calibrated XYZ Chromatic Smart Lighting Director	Tape & Reel	2000 pcs/reel

Note(s):

- 1. Required companion serial flash memory (must be ams verified) is ordered from the flash memory supplier (e.g. AT25SF041-SSHD-B from Adesto Technologies)
- 2. AS7225 flash memory software is available from ams

Buy our products or get free samples online at:

www.ams.com/ICdirect

Technical Support is available at:

www.ams.com/Technical-Support

Provide feedback about this document at:

www.ams.com/Document-Feedback

For further information and requests, e-mail us at:

ams_sales@ams.com

For sales offices, distributors and representatives, please visit:

www.ams.com/contact

Headquarters

ams AG Tobelbader Strasse 30 8141 Premstaetten Austria, Europe

Tel: +43 (0) 3136 500 0 Website: www.ams.com

ams Datasheet Page 45 **Document Feedback**



RoHS Compliant & ams Green Statement

RoHS: The term RoHS compliant means that ams AG products fully comply with current RoHS directives. Our semiconductor products do not contain any chemicals for all 6 substance categories, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, RoHS compliant products are suitable for use in specified lead-free processes.

ams Green (RoHS compliant and no Sb/Br): ams Green defines that in addition to RoHS compliance, our products are free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material).

Important Information: The information provided in this statement represents ams AG knowledge and belief as of the date that it is provided. ams AG bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. ams AG has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. ams AG and ams AG suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

Page 46
Document Feedback [v1-00] 2016-Dec-29



Copyrights & Disclaimer

Copyright ams AG, Tobelbader Strasse 30, 8141 Premstaetten, Austria-Europe. Trademarks Registered. All rights reserved. The material herein may not be reproduced, adapted, merged, translated, stored, or used without the prior written consent of the copyright owner.

Devices sold by ams AG are covered by the warranty and patent indemnification provisions appearing in its General Terms of Trade. ams AG makes no warranty, express, statutory, implied, or by description regarding the information set forth herein. ams AG reserves the right to change specifications and prices at any time and without notice. Therefore, prior to designing this product into a system, it is necessary to check with ams AG for current information. This product is intended for use in commercial applications. Applications requiring extended temperature range, unusual environmental requirements, or high reliability applications, such as military, medical life-support or life-sustaining equipment are specifically not recommended without additional processing by ams AG for each application. This product is provided by ams AG "AS IS" and any express or implied warranties, including, but not limited to the implied warranties of merchantability and fitness for a particular purpose are disclaimed.

ams AG shall not be liable to recipient or any third party for any damages, including but not limited to personal injury, property damage, loss of profits, loss of use, interruption of business or indirect, special, incidental or consequential damages, of any kind, in connection with or arising out of the furnishing, performance or use of the technical data herein. No obligation or liability to recipient or any third party shall arise or flow out of ams AG rendering of technical or other services.

ams Datasheet Page 47
[v1-00] 2016-Dec-29 Document Feedback



Document Status

Document Status	Product Status	Definition
Product Preview	Pre-Development	Information in this datasheet is based on product ideas in the planning phase of development. All specifications are design goals without any warranty and are subject to change without notice
Preliminary Datasheet	Pre-Production	Information in this datasheet is based on products in the design, validation or qualification phase of development. The performance and parameters shown in this document are preliminary without any warranty and are subject to change without notice
Datasheet	Production	Information in this datasheet is based on products in ramp-up to full production or full production which conform to specifications in accordance with the terms of ams AG standard warranty as given in the General Terms of Trade
Datasheet (discontinued)	Discontinued	Information in this datasheet is based on products which conform to specifications in accordance with the terms of ams AG standard warranty as given in the General Terms of Trade, but these products have been superseded and should not be used for new designs

Page 48ams DatasheetDocument Feedback[v1-00] 2016-Dec-29



Revision Information

Initial production version 1-00 for release

ams Datasheet Page 49
[v1-00] 2016-Dec-29 Document Feedback



Content Guide

1 General Description

- 1 Key Benefits & Features
- 2 Applications
- 3 Block Diagram
- 4 Pin Assignments
- **6** Absolute Maximum Ratings
- 7 Electrical Characteristics

14 Detailed Description

- 14 AS7225 XYZ Chromatic White Color Director
- 14 MODE Pin
- 14 Indicator LED
- 15 Reset
- 15 Interrupt Operation
- 15 I²C Slave Interface
- 16 I²C Feature List
- 16 I²C Virtual Register Write Access
- 17 I²C Virtual Register Byte Write
- 18 I²C Virtual Register Read Access
- 18 I²C Virtual Register Byte Read
- 19 4-Byte Floating-Point (FP) Registers
- 20 I²C Virtual Register Set
- 22 Hardware Version Registers
- 22 Firmware Version Registers
- 24 LED String Initialization Register
- 26 Director Channel_1 Result Registers
- 27 Director Channel_2 Result Registers
- 27 Director Target for CCT Registers
- 28 Director Target for LUX Registers
- 29 Director LUX Maximum Registers
- 30 XYZ Scale Registers
- 31 XYZ Diffuser Scale Registers
- 33 Calibrated LUX Result Registers
- 34 Calibrated CCT Result Registers
- 35 I²C Master Interface (Local Sensor Interface)
- 35 I²C Feature List
- 35 I²C Protocol
- 36 I²C Write Access
- 37 I²C Read Access

38 Application Information

- 38 Schematics
- 39 PCB Layout
- 40 Package Drawings & Markings
- 41 PCB Pad Layout
- 42 Mechanical Data

43 Soldering, Manufacturing Process Considerations & Storage Information

- 43 Solder Reflow Profile
- 44 Manufacturing Process Considerations
- 44 Storage Information

Page 50

Document Feedback

[v1-00] 2016-Dec-29



- 44 Shelf Life
- 45 Floor Life
- 45 Rebaking Instructions
- 46 Ordering & Contact Information
- 47 RoHS Compliant & ams Green Statement
- 48 Copyrights & Disclaimer
- 49 Document Status
- **50 Revision Information**

ams Datasheet Page 51
[v1-00] 2016-Dec-29 Document Feedback