

Vishay Siliconix

Power MOSFET

PRODUCT SUMMARY				
V _{DS} (V)	500			
R _{DS(on)} (Ω)	$V_{GS} = 10 V$	0.52		
Q _g (Max.) (nC)	52			
Q _{gs} (nC)	13			
Q _{gd} (nC)	18			
Configuration	Single			

D²PAK (TO-263)





N-Channel MOSFET

FEATURES

• Halogen-free According to IEC 61249-2-21 Definition



HALOGEN

- Low Gate Charge Q_g results in Simple Drive COMPLIANT Requirement
- FREE Improved Gate, Avalanche and Dynamic dV/dt Ruggedness
- Fully Characterized Capacitance and Avalanche Voltage and Current
- Effective Coss Specified
- Compliant to RoHS Directive 2002/95/EC

APPLICATIONS

- Switch Mode Power Supply (SMPS)
- Uninterruptible Power Supply
- High Speed Power Switching

TYPICAL SMPS TOPOLOGIES

- Two Transistor Forward
- · Half and Full Bridge
- Power Factor Correction Boost

ORDERING INFORMATION					
Package	D ² PAK (TO-263)	D ² PAK (TO-263)	D ² PAK (TO-263)		
Lead (Pb)-free and Halogen-free	SiHFS11N50A-GE3	SiHFS11N50ATRR-GE3ª	SiHFS11N50ATRL-GE3 ^a		
Lead (Pb)-free	IRFS11N50APbF	IRFS11N50ATRRPbF ^a	IRFS11N50ATRLPbF ^a		
	SiHFS11N50A-E3	SiHFS11N50ATR-E3 ^a	SiHFS11N50ATL-E3ª		

Note

a. See device orientation.

ABSOLUTE MAXIMUM RATINGS ($T_c = 25 \text{ °C}$, unless otherwise noted)							
PARAMETER			SYMBOL	LIMIT	UNIT		
Drain-Source Voltage			V _{DS}	500	v		
Gate-Source Voltage			V _{GS}	± 30			
Continuous Drain Current	V _{GS} at 10 V	T _C = 25 °C	I _D	11	А		
		T _C = 100 °C		7.0			
Pulsed Drain Current ^a			I _{DM}	44			
Linear Derating Factor				1.3	W/°C		
Single Pulse Avalanche Energy ^b			E _{AS}	275	mJ		
Repetitive Avalanche Current ^a			I _{AR}	11	A		
Repetitive Avalanche Energy ^a			E _{AR}	17	mJ		
Maximum Power Dissipation	T _C = 25 °C		PD	170	W		
Peak Diode Recovery dV/dt ^c			dV/dt	6.9	V/ns		
Operating Junction and Storage Temperature Range			T _J , T _{stg}	- 55 to + 150	°C		
Soldering Recommendations (Peak Temperature)	for 10 s			300 ^d			

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11). b. Starting T_J = 25 °C, L = 4.5 mH, R_g = 25 Ω , I_{AS} = 11 A (see fig. 12). c. I_{SD} ≤ 11 A, dI/dt ≤ 140 A/µs, V_{DD} ≤ V_{DS}, T_J ≤ 150 °C.

d. 1.6 mm from case.

* Pb containing terminations are not RoHS compliant, exemptions may apply

Document Number: 91286 S11-1054-Rev. C, 30-May-11 www.vishay.com

Vishay Siliconix



THERMAL RESISTANCE RATI	NGS							
PARAMETER	SYMBOL	TYP. MAX.			UNIT			
Maximum Junction-to-Case (Drain)	R _{thJC}	- 0.75 0.50 - - 62						
Case-to-Sink, Flat, Greased Surface	R _{thCS}					°C/W		
Maximum Junction-to-Ambient	R _{thJA}							
SPECIFICATIONS (T _J = 25 °C, u	Inless otherw	ise noted)						
PARAMETER	SYMBOL	TES		NS	MIN.	TYP.	MAX.	UNIT
Static								
Drain-Source Breakdown Voltage	V _{DS}	V _{GS}	_S = 0, I _D = 250) μΑ	500	-	-	V
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_{J}$	Referenc	ce to 25 °C, I _D	₀ = 1 mA	-	0.060	-	V/°C
Gate-Source Threshold Voltage	V _{GS(th)}	V _{DS}	= V _{GS} , I _D = 25	50 µA	2.0	-	4.0	V
Gate-Source Leakage	I _{GSS}		$V_{GS} = \pm 30 V$	1	-	-	± 100	nA
Zoro Cato Voltago Droin Curront		V _{DS}	$V_{DS} = 500 \text{ V}, \text{ V}_{GS} = 0 \text{ V}$			-	25	
Zero Gate Voltage Drain Gurrent	DSS	$V_{DS} = 400$ V	V, V _{GS} = 0 V,	T _J = 125 °C	-	-	250	μΑ
Drain-Source On-State Resistance	R _{DS(on)}	$V_{GS} = 10 V$	I _D =	= 6.6 A ^b	-	-	0.52	Ω
Forward Transconductance	g fs	$V_{DS} = 50 \text{ V}, \text{ I}_{D} = 6.6 \text{ A}$			6.1	-	-	S
Dynamic								
Input Capacitance	C _{iss}		$V_{GS} = 0 V,$			1423	-	-
Output Capacitance	C _{oss}	V _{DS} = 25 V, f = 1.0 MHz, see fig. 5			-	208	-	
Reverse Transfer Capacitance	C _{rss}				-	8.1	-	
Output Canacitanas	0		V _{DS} = 1.0	V, f = 1.0 MHz	-	2000	-	- рг
Output Capacitance	U _{OSS}	$V_{GS} = 0 V$	$V_{GS} = 0 V$ $V_{DS} = 400 V, f =$	V, f = 1.0 MHz	-	55	-	
Effective Output Capacitance	C _{oss} eff.		$V_{DS} = 0$	V to 400 V ^c	-	97	-	
Total Gate Charge	Qg		I _D = 11 A, V _{DS} = 400 V see fig. 6 and 13 ^b	-	-	52		
Gate-Source Charge	Q _{gs}	V _{GS} = 10 V		-	-	13	nC	
Gate-Drain Charge	Q _{gd}		J		-	-		18
Turn-On Delay Time	t _{d(on)}				-	14	-	
Rise Time	t _r	$\label{eq:VDD} \begin{array}{l} V_{DD} = 250 \ V, \ I_D = 11 \ A \\ R_g = 9.1 \ \Omega, \ R_D = 22 \ \Omega, \\ \text{see fig. } 10^b \end{array}$		-	35	-	- ns	
Turn-Off Delay Time	t _{d(off)}			-	32	-		
Fall Time	t _f			-	28	-		
Drain-Source Body Diode Characteristi	cs						-	
Continuous Source-Drain Diode Current	١ _S	MOSFET symbol showing the integral reverse p - n junction diode		-	-	11	Δ	
Pulsed Diode Forward Current ^a	I _{SM}			-	-	44		
Body Diode Voltage	V _{SD}	$T_J = 25 \text{ °C}, I_S = 11 \text{ A}, V_{GS} = 0 \text{ V}^{b}$			-	-	1.5	V
Body Diode Reverse Recovery Time	t _{rr}			-	510	770	ns	
Body Diode Reverse Recovery Charge	Q _{rr}	$I_J = 25^{-1}$ C, $I_F = 11^{-1}$ A, $dI/dt = 100^{-1}$ A/µS ⁰			-	3.4	5.1	μC
Forward Turn-On Time	t _{on}	Intrinsic turn-on time is nealigible (turn-on is d				minated b	$v L_s$ and	L _D)

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).

b. Pulse width \leq 300 µs; duty cycle \leq 2 %.

c. C_{oss} eff. is a fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising fom 0 to 80 % V_{DS} .

www.vishay.com 2 Document Number: 91286 S11-1054-Rev. C, 30-May-11



100

ID. Drain-to-Source Current (A)

10

TOF

151

.01

OTTOM 4.5

IRFS11N50A, SiHFS11N50A

Vishay Siliconix



TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)

Fig. 1 - Typical Output Characteristics

20µs PULSE WID TJ= 150 °C

100

10

Fig. 2 - Typical Output Characteristics

V_{DS}, Drain-to-Source Voltage (V)



Fig. 3 - Typical Transfer Characteristics



Fig. 4 - Normalized On-Resistance vs. Temperature

Document Number: 91286 S11-1054-Rev. C, 30-May-11 www.vishay.com

= 10V

140 160

3

Vishay Siliconix





Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage



Fig. 7 - Typical Source-Drain Diode Forward Voltage



Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage



Fig. 8 - Maximum Safe Operating Area

Document Number: 91286 S11-1054-Rev. C, 30-May-11



Vishay Siliconix



Fig. 9 - Maximum Drain Current vs. Case Temperature



Fig. 10a - Switching Time Test Circuit



Fig. 10b - Switching Time Waveforms







Fig. 12a - Unclamped Inductive Test Circuit



Fig. 12b - Unclamped Inductive Waveforms

Document Number: 91286 S11-1054-Rev. C, 30-May-11

Vishay Siliconix





Fig. 12c - Maximum Avalanche Energy vs. Drain Current



Fig. 13a - Basic Gate Charge Waveform



Fig. 12d - Typical Drain-to-Source Voltage vs. Avalanche Current



Fig. 13b - Gate Charge Test Circuit

Document Number: 91286 S11-1054-Rev. C, 30-May-11



Vishay Siliconix

Peak Diode Recovery dV/dt Test Circuit



a. $V_{GS} = 5$ V for logic level devices

Fig. 14 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg291286.

Document Number: 91286 S11-1054-Rev. C, 30-May-11