

EFR32ZG14 Z-Wave 700 Modem SoC Data Sheet


The Silicon Labs Z-Wave 700 Modem SoC, EFR32ZG14, is an ideal solution for gateways and controllers in smart home applications such as smart home gateways, smart speakers, set top boxes, USB sticks and more.

The single-die solution provides industry-leading low-power Gecko technology. The EFR32ZG14 features excellent radio sensitivity, improving the range of the Z-Wave mesh network.

EFR32ZG14 applications include Z-Wave controllers and gateways for:

- Smart Home
- Security
- Lighting
- · Health and Wellness
- Metering
- Building Automation

This modem SoC part is suitable for Z-Wave controllers and gateways only, and cannot be used for end-devices.



KEY FEATURES

- TX power up to 13 dBm
- RX sensitivity @ 100 kbps: -98.8 dBm
- 32-bit ARM® Cortex®-M4 core at 39 MHz

1. Feature List

The EFR32ZG14 highlighted features are listed below.

- Low Power Wireless System-on-Chip.
 - High Performance 32-bit 39 MHz ARM Cortex[®]-M4 with DSP instruction and floating-point unit for efficient signal processing
 - Sub-GHz radio operation
 - Transmit power: Up to 13 dBm
- Low Energy Consumption
 - 10.5 mA active radio RX current
 - 10.5 mA idle / listening radio RX current
 - · 38.8 mA active radio TX current at 13 dBm output power
 - 12.9 mA active radio TX current at 0 dBm output power
 - USB-compliant in low-power suspend mode

High Receiver Performance

- · -98.6 dBm sensitivity at 100 kbit/s GFSK, 868 MHz
- -98.8 dBm sensitivity at 100 kbit/s GFSK, 915 MHz

Supported Modulation Formats

- 2/4 (G)FSK with fully configurable shaping
- Supported Protocols:
 - · Z-Wave

Wide selection of MCU peripherals

- 5 Dedicated GPIO's for : UART communication, suspend mode operation and optional SAW filter selection
- Built-in supply monitor
- UART serial interface
- Wide Operating Range
 - 1.8 to 3.8 V single power supply with integrated DC-DC
 - -40 °C to 85 °C
- QFN32 5x5 mm Package

2. Ordering Information

Table 2.1. Ordering Information

Ordering Code	Protocol Stack	Frequency Band @ Max TX Power	Flash (kB)	RAM (kB)	GPIO	Package
EFR32ZG14P231F256GM32-B	Z-Wave	Sub-GHz @ 13 dBm	256	32	16	QFN32

Table of Contents

1.	Feature List	2
2.	Ordering Information	3
3.	System Overview	5
	3.1 Introduction	5
	3.2 Power Configuration	
	3.3 Radio Interface	6
	3.4 Embedded Interface	7
	3.5 Device Software	7
4.	Electrical Specifications	8
	4.1 Electrical Characteristics	8 9 10 10 11 12 18 18
	4.2 Typical Performance Curves	19
5.	Typical Connection Diagrams	22
6.	EFR32ZG14 Device Pinout	23
7.	QFN32 Package Specifications.	25
	7.2 QFN32 PCB Land Pattern	
0	7.3 QFN32 Package Marking	
δ.	Revision History	29

3. System Overview

3.1 Introduction

The Z-Wave 700 EFR32ZG14 is a serial modem device which takes advantage of Silicon Labs EFR32 SoC technology to provide a low-power, high-performance Z-Wave gateway. The EFR32ZG14 consists of a simple serial port to communicate with the host controller, and a sub-GHz radio for RF communications to Z-Wave end devices. The Z-Wave protocol stack is fully implemented on chip, and a simple serial API is used for data and control.

3.2 Power Configuration

The EFR32ZG14 is powered from a single external supply voltage. An on-chip DC-DC converter provides energy efficiency for the radio and digital subsystems. On-chip supply monitors safely manage power-up, power-down, and brown-out conditions.

Typical power supply circuitry for the EFR32ZG14 is shown below. The main system supply should be attached to VREGVDD, AVDD and IOVDD, while the DC-DC regulates the digital (DVDD) and radio (RFVDD) supplies.




Figure 3.1. Power Supply Connections

3.2.1 Power Modes

The EFR32ZG14 uses different power modes during operation to minimize the energy consumed by the system. When the radio is active, either listening, receiving, or transmitting, the EFR32ZG14 manages thes power modes automatically, without requiring instruction from the host controller.

The host can also place the device into a low power standby state using the SUSPEND pin. When standby is active, the radio and serial interfaces are shut down and any RF connections are terminated. The system will re-establish communication when standby is released.

3.3 Radio Interface

The EFR32ZG14 includes a sub-GHz radio capable of implementing Z-Wave protocol. The differential radio interface connects to an external IPD circuit and antenna, as shown in Figure 3.2 Radio Interface on page 6.




Figure 3.2. Radio Interface

For Z-Wave gateways outside EU frequency and with LTE embedded, it is recommended to analyze the specific need for a SAW filter in depth.

Optionally, a SAW filter bank can be added and controlled via the SAW0 and SAW1 output pins for operation in different regions. Table 3.1 SAW Filter Selection on page 6 details the logic output levels for different SAW filters.

Table 3.1. SAW Filter Selection

SAW1 / PB15	SAW0 / PB14	Saw Filter
0	0	H SAW Filter Selected
0	1	E SAW Filter Selected
1	0	U SAW Filter Selected

Note: The state 1, 1 for SAW1, SAW0 is undefined.

Consult with Z-Wave Global Regions frequency list to identify country specific frequency and corresponding SAW filter.

In systems where switchable filtering is not required, SAW0 and SAW1 should be left unconnected, and the appropriate RF filtering should be used.

3.4 Embedded Interface

A host controller communicates with the EFR32ZG14 using a serial API over a standard 115,200 baud UART serial interface, shown in Figure 3.3 Host Interface Connections on page 7. The RESETn signal is an active-low reset which brings the EFR32ZG14 back to its initial power-on state. An optional SUSPEND signal may also be used to place the EFR32ZG14 modem in a low power mode when radio functions are not required. The host may also supply a programming interface to update EFR32ZG14 firmware.




Figure 3.3. Host Interface Connections

More details of the serial API are found in INS12350 "Serial API Host Appl. Prg. Guide".

3.5 Device Software

The EFR32ZG14 is based on a re-programmable system-on-chip MCU + radio solution. Software is provided as a pre-compiled binary image that may be installed through a standard ARM SWD interface. The binary is available for download at https://www.silabs.com.

4. Electrical Specifications

4.1 Electrical Characteristics

All electrical parameters in all tables are specified under the following conditions, unless stated otherwise:

- Typical values are based on T_{AMB}=25 °C and V_{DD}= 3.3 V, by production test and/or technology characterization.
- Radio performance numbers are measured in conducted mode, based on Silicon Laboratories reference designs using output power-specific external RF impedance-matching networks for interfacing to a 50 Ω source or load.
- Minimum and maximum values represent the worst conditions across supply voltage, process variation, and operating temperature, unless stated otherwise.

Refer to for more details about operational supply and temperature limits.

4.1.1 Absolute Maximum Ratings

Stresses above those listed below may cause permanent damage to the device. This is a stress rating only and functional operation of the devices at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability. For more information on the available quality and reliability data, see the Quality and Reliability Monitor Report at http://www.silabs.com/support/quality/pages/default.aspx.

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Storage temperature range	T _{STG}		-50	_	150	°C
Voltage on any supply pin	V _{DDMAX}		-0.3	_	3.8	V
Voltage ramp rate on any supply pin	V _{DDRAMPMAX}		_	_	1	V / µs
DC voltage on I/O pins	V _{DIGPIN}		-0.3	—	IOVDD+0.3	V
Voltage on HFXTAL_N and HFXTAL_P pins	V _{HFXTAL}		-0.3	_	1.4	V
Absolute voltage on Sub- GHz RF pins	V _{MAXSUBG}	Pins SUBGRF_OP and SUBGRF_ON	-0.3	_	3.3	V
		Pins SUBGRF_IP and SUBGRF_IN,	-0.3	_	0.3	V
Total current into VDD power lines	IVDDMAX	Source	_	_	200	mA
Total current into VSS ground lines	IVSSMAX	Sink	_	_	200	mA
Current per I/O pin	I _{IOMAX}	Sink	_	—	50	mA
		Source	_	_	50	mA
Current for all I/O pins	I _{IOALLMAX}	Sink	_	-	200	mA
		Source	_	-	200	mA
Junction temperature	TJ	-G grade devices	-40	-	105	°C

Table 4.1. Absolute Maximum Ratings

4.1.2 Operating Conditions

When assigning supply sources, the following requirements must be observed:

- VREGVDD must be greater than or equal to AVDD, DVDD, RFVDD and all IOVDD supplies.
- VREGVDD = AVDD
- DVDD ≤ AVDD
- IOVDD ≤ AVDD
- RFVDD ≤ AVDD

4.1.2.1 General Operating Conditions

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Operating ambient tempera- ture range ¹	T _A	-G temperature grade	-40	25	85	°C
AVDD supply voltage ²	V _{AVDD}		1.8	3.3	3.8	V
VREGVDD operating supply	V _{VREGVDD}	DCDC in regulation	2.4	3.3	3.8	V
voltage ^{2 3}		DCDC in bypass, 50mA load	1.8	3.3	3.8	V
RFVDD operating supply voltage	V _{RFVDD}		1.62	_	V _{VREGVDD}	V
DVDD operating supply volt- age	V _{DVDD}		1.62		V _{VREGVDD}	V
IOVDD operating supply volt- age	VIOVDD	All IOVDD pins	1.62	_	V _{VREGVDD}	V
DECOUPLE output capaci- tor ^{4 5}	C _{DECOUPLE}		0.75	1.0	2.75	μF
Difference between AVDD and VREGVDD, ABS(AVDD- VREGVDD) ²	dV _{DD}		_	_	0.1	V

Table 4.2. General Operating Conditions

Note:

1. The maximum limit on T_A may be lower due to device self-heating, which depends on the power dissipation of the specific application. T_A (max) = T_J (max) - (THETA_{JA} x PowerDissipation). Refer to the Absolute Maximum Ratings table and the Thermal Characteristics table for T_J and THETA_{JA}.

2. VREGVDD must be tied to AVDD. Both VREGVDD and AVDD minimum voltages must be satisfied for the part to operate.

3. The minimum voltage required in bypass mode is calculated using R_{BYP} from the DCDC specification table. Requirements for other loads can be calculated as V_{DVDD_min}+I_{LOAD} * R_{BYP_max}.

4. The system designer should consult the characteristic specs of the capacitor used on DECOUPLE to ensure its capacitance value stays within the specified bounds across temperature and DC bias.

5. VSCALE0 to VSCALE2 voltage change transitions occur at a rate of 10 mV / usec for approximately 20 usec. During this transition, peak currents will be dependent on the value of the DECOUPLE output capacitor, from 35 mA (with a 1 μF capacitor) to 70 mA (with a 2.7 μF capacitor).

4.1.3 Thermal Characteristics

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
	hermal resistance, QFN32 THETA _{JA_QFN32} ackage	2-Layer PCB, Air velocity = 0 m/s	_	82.1	—	°C/W
Раскаде		2-Layer PCB, Air velocity = 1 m/s	_	64.7	—	°C/W
		2-Layer PCB, Air velocity = 2 m/s	_	56.3	_	°C/W
	-	4-Layer PCB, Air velocity = 0 m/s	_	36.8	_	°C/W
		4-Layer PCB, Air velocity = 1 m/s	_	32	—	°C/W
		4-Layer PCB, Air velocity = 2 m/s	_	30.6	_	°C/W

4.1.4 DC-DC Converter

Table 4.4. DC-DC Converter

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit	
DCDC nominal output ca- pacitor ¹	C _{DCDC}	25% tolerance	4.7	4.7	4.7	μF	
DCDC nominal output induc- tor ¹	L _{DCDC}	20% tolerance	4.7	4.7	4.7	μH	
Note:							

1. Refer to the Z-Wave Hardware Implementation Guidelines for component selection to achieve optimal performance.

4.1.5 Current Consumption

Unless otherwise indicated, typical conditions are: VREGVDD = AVDD = IOVDD = 3.3 V, DVDD = RFVDD = 1.8 V. T = 25 °C. Minimum and maximum values in this table represent the worst conditions across process variation at T = 25 °C.

Table 4.5. Current Consumption

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Current During Active Radio Reception	I _{ACTIVE_RX}		_	10.5	—	mA
Current With Radio Listen- ing, No Active Reception	I _{LISTEN_RX}			10.5	_	mA
Current During Active Radio Transmission	I _{ACTIVE_TX}	Radio transmitter output power at 13 dBm		38.8	_	mA
		Radio transmitter output power at 4 dBm		17.2	_	mA
		Radio transmitter output power at 0 dBm		12.9	_	mA
CPU-Only Current	ICPU_ONLY	CPU active without radio active	—	3.1	_	mA

4.1.6 Brown Out Detector (BOD)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
DVDD BOD threshold	V _{DVDDBOD}	DVDD rising	_	_	1.62	V
		DVDD falling (EM0/EM1)	1.35	—	_	V
		DVDD falling (EM2/EM3)	1.3	_	_	V
DVDD BOD hysteresis	V _{DVDDBOD_HYST}		_	18	_	mV
DVDD BOD response time	tDVDDBOD_DELAY	Supply drops at 0.1V/µs rate	_	2.4	_	μs
AVDD BOD threshold	V _{AVDDBOD}	AVDD rising	_		1.8	V
		AVDD falling (EM0/EM1)	1.62	_	_	V
		AVDD falling (EM2/EM3)	1.53	_	_	V
AVDD BOD hysteresis	VAVDDBOD_HYST		_	20		mV
AVDD BOD response time	t _{AVDDBOD_DELAY}	Supply drops at 0.1V/µs rate	_	2.4	_	μs
EM4 BOD threshold	V _{EM4DBOD}	AVDD rising	_	_	1.7	V
		AVDD falling	1.45	_	_	V
EM4 BOD hysteresis	V _{EM4BOD_HYST}		_	25	_	mV
EM4 BOD response time	t _{EM4BOD_DELAY}	Supply drops at 0.1V/µs rate	_	300		μs

Table 4.6. Brown Out Detector (BOD)

4.1.7 Sub-GHz RF Transceiver Characteristics

4.1.7.1 Sub-GHz RF Transmitter characteristics for 915 MHz Band

Unless otherwise indicated, typical conditions are: T = 25 °C, VREGVDD = AVDD = IOVDD = 3.3 V, DVDD = RFVDD = External RF Supply. RFVDD and RF supply paths are filtered using ferrites. Crystal frequency = 39 MHz. RF frequency band 915 MHz.

Table 4.7. Sub-GHz RF Transmitter characteristics for 915 MHz Band

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
RF tuning frequency range	F _{RANGE}		902	—	930	MHz
Maximum TX Power ¹	POUT _{MAX}	4 dBm output power setting	_	4		dBm
Minimum active TX Power	POUT _{MIN}		_	-30		dBm
Output power step size	POUT _{STEP}	output power > 0 dBm	_	0.5		dB
Output power variation vs supply at POUT _{MAX}	POUT _{VAR_V}	1.8 V < V _{VREGVDD} < 3.3 V, T = 25 °C	_	1.9	_	dB
Output power variation vs temperature, peak to peak	POUT _{VAR_T}	-40 to +85 °C	_	1.3	_	dB
Output power variation vs RF frequency	POUT _{VAR_F}	T = 25 °C, Over specified RF tun- ing frequency range		0.5		dB
Spurious emissions of har- monics at 3 dBm output pow-	SPUR _{HARM_FCC}	In restricted bands, per FCC Part 15.205 / 15.209	_	-60.0	-42	dBm
er, Conducted measurement, 3dBm match, Test Frequen- cy = 908.4 MHz		In non-restricted bands, per FCC Part 15.231	—	-58.0	-20	dBc
Spurious emissions out-of- band at 3 dBm output power,	SPUR _{OOB_FCC_} 14	In non-restricted bands, per FCC Part 15.231	_	-74.0	-20	dBc
Conducted measurement, 3dBm match, Test Frequen- cy = 908.4 MHz		In restricted bands (30-88 MHz), per FCC Part 15.205 / 15.209		-59.2	-46	dBm
		In restricted bands (88-216 MHz), per FCC Part 15.205 / 15.209	_	-72.6	-56	dBm
		In restricted bands (216-960 MHz), per FCC Part 15.205 / 15.209	—	-72.1	-52	dBm
		In restricted bands (>960 MHz), per FCC Part 15.205 / 15.209	_	-66.1	-42	dBm
Power spectral density limit	PSD	PSD per FCC Part 15.247, 9.6Kbps	_	-0.7	_	dBm/ 3kHz
		PSD per FCC Part 15.247, 40Kbps	_	2.2	_	dBm/ 3kHz
		PSD per FCC Part 15.247, 100Kbps	_	-4.2	_	dBm/ 3kHz

Note:

1. The output power level can be adjusted to suit specific regulatory requirements for the region in which the device is used.

4.1.7.2 Sub-GHz RF Receiver Characteristics for 915 MHz Band

Unless otherwise indicated, typical conditions are: T = 25 °C, VREGVDD = AVDD = IOVDD = 3.3 V, DVDD = RFVDD = External RF Supply. RFVDD and RF supply paths are filtered using ferrites. Crystal frequency = 39 MHz. RF frequency band 915 MHz.

Table 4.8. Sub-GHz RF Receiver Characteristics for 915 MHz Band

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Tuning frequency range	F _{RANGE}		902	—	930	MHz
Max usable input level, 1% FER	SAT _{100K}	Desired is reference 100 kbps GFSK signal ¹	_	10	_	dBm
Sensitivity ^{2 3}	SENS	Desired is reference 100 kbps GFSK signal ¹ , 1% FER, frequen- cy = 916 MHz, T ≤ 85 °C	_	-98.8	—	dBm
		Desired is reference 40 kbps 2FSK signal ⁴ , 1% FER, frequency = 908.4 MHz, T ≤ 85 °C	_	-102.8	—	dBm
		Desired is reference 9.6 kbps 2FSK signal ⁵ , 1% FER, frequency = 908.42 MHz, T ≤ 85 °C	_	-103.9	—	dBm
Level above which RFSENSE will trigger ⁶	RFSENSE _{TRIG}	CW at 915 MHz	_	-28.1	_	dBm
Level below which RFSENSE will not trigger ⁶	RFSENSE _{THRES}	CW at 915 MHz	_	-50	_	dBm
Image rejection, Interferer is CW at image frequency	C/I _{IMAGE}	Desired is 100 kbps GFSK signal ¹ at 3dB above sensitivity level, 1% FER, frequency = 916 MHz	_	33	—	dB
		Desired is reference 40 kbps 2FSK signal ⁴ at 3dB above sensi- tivity level, 1% FER, frequency = 908.4 MHz	_	34.3	_	dB
		Desired is reference 9.6 kbps 2FSK signal ⁵ at 3dB above sensi- tivity level, 1% FER, frequency = 908.42 MHz	_	34.7	_	dB
Blocking selectivity, 1% FER.	C/I _{BLOCKER_100}	Interferer CW at Desired ± 1 MHz	_	47.1		dB
Desired is 100 kbps GFSK signal ¹ at 3dB above sensi-		Interferer CW at Desired ± 2 MHz	_	52.7	_	dB
tivity level, frequency = 916 MHz		Interferer CW at Desired ± 5 MHz	_	61.3	_	dB
		Interferer CW at Desired ± 10 MHz ⁷	—	65.7	—	dB
		Interferer CW at Desired \pm 100 MHz ⁷	_	78.0		dB

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Blocking selectivity, 1% FER.	C/I _{BLOCKER_40}	Interferer CW at Desired ± 1 MHz	_	53.1		dB
Desired is 40 kbps 2FSK sig- nal ⁴ at 3dB above sensitivity		Interferer CW at Desired ± 2 MHz		59.3	_	dB
level, frequency = 908.4 MHz		Interferer CW at Desired ± 5 MHz	_	71.6		dB
111112		Interferer CW at Desired \pm 10 MHz ⁷	—	79.3	—	dB
		Interferer CW at Desired \pm 100 MHz ⁷	_	82.2	_	dB
Blocking selectivity, 1% FER.	C/I _{BLOCKER_9p6}	Interferer CW at Desired ± 1 MHz	_	54.3	_	dB
Desired is 9.6 kbps 2FSK signal ⁵ at 3dB above sensi-		Interferer CW at Desired ± 2 MHz	_	60.4	_	dB
tivity level, frequency = 908.42 MHz		Interferer CW at Desired ± 5 MHz	_	72.7		dB
300.42 INI 12		Interferer CW at Desired ± 10 MHz ⁷	_	80.1	_	dB
		Interferer CW at Desired \pm 100 MHz ⁷	_	83.5	_	dB
Intermod selectivity, 1% FER. CW interferers at 400 kHz and 800 kHz offsets	C/I _{IM}	Desired is 100 kbps GFSK signal ¹ at 3dB above sensitivity level, fre- quency = 916 MHz	_	31.0	—	dB
Upper limit of input power range over which RSSI reso- lution is maintained	RSSI _{MAX}		_	_	5	dBm
Lower limit of input power range over which RSSI reso- lution is maintained	RSSI _{MIN}		-98	_	_	dBm
RSSI resolution	RSSI _{RES}	Over RSSI _{MIN} to RSSI _{MAX} range	_	0.25	_	dBm
Max spurious emissions dur-	SPUR _{RX_FCC}	216-960 MHz	_	-59.9	-49.2	dBm
ing active receive mode, per FCC Part 15.109(a)		Above 960 MHz		-55.7	-41.2	dBm
Max spurious emissions dur-	SPUR _{RX_ARIB}	Below 710 MHz, RBW=100kHz	_	-66.3	-54	dBm
ing active receive mode,per ARIB STD-T108 Section 3.3		710-900 MHz, RBW=1MHz	_	-70.8	-55	dBm
		900-915 MHz, RBW=100kHz		-70.4	-55	dBm
		915-930 MHz, RBW=100kHz	_	-70.7	-55	dBm
		930-1000 MHz, RBW=100kHz	_	-70.8	-54	dBm
		Above 1000 MHz, RBW=1MHz	_	-69.3	-47	dBm

Note:

- 1. Definition of reference signal is 100 kbps 2GFSK, BT=0.6, $\Delta f = 58$ kHz, NRZ, '0' = F_center + $\Delta f/2$, '1' = F_center $\Delta f/2$
- 2. Minimum Packet Error Rate floor will be ~0.5% for desired input signal levels between specified datasheet sensitivity level and -10dBm.
- 3. Minimum Packet Error Rate floor will be ~ 1% for desired input signal levels > -10dBm.
- 4. Definition of reference signal is 40 kbps 2FSK, $\Delta f = 40$ kHz, NRZ, '0' = F_center + $\Delta f/2$, '1' = F_center $\Delta f/2$
- 5. Definition of reference signal is 9.6 kbps 2FSK, $\Delta f = 40$ kHz, Manchester, '0' = Transition from (F_center + 20k + $\Delta f/2$), '1' = Transition from (F_center + 20k $\Delta f/2$)
- 6. RFSENSE performance is only valid from 0 to 85 °C. RFSENSE should be disabled outside this temperature range.
- 7. Minimum Packet Error Rate floor for signals in presecene of blocker will increase above 1% for blocker levels above -30dBm.

4.1.7.3 Sub-GHz RF Transmitter characteristics for 868 MHz Band

Unless otherwise indicated, typical conditions are: T = 25 °C, VREGVDD = AVDD = IOVDD = 3.3 V, DVDD = RFVDD = External RF Supply. RFVDD and RF supply paths are filtered using ferrites. Crystal frequency = 39 MHz. RF frequency band 868 MHz.

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
RF tuning frequency range	F _{RANGE}		863	—	876	MHz
Maximum TX Power ¹	POUT _{MAX}	13 dBm output power setting	_	13		dBm
Minimum active TX Power	POUT _{MIN}		—	-30	—	dBm
Output power step size	POUT _{STEP}	output power > 0 dBm	_	0.5	_	dB
Output power variation vs supply at POUT _{MAX}	POUT _{VAR_V}	1.8 V < V _{VREGVDD} < 3.3 V, T = 25 °C	_	2.4	_	dB
Output power variation vs temperature, peak to peak	POUT _{VAR_T}	-40 to +85 °C	_	1.3	_	dB
Output power variation vs RF frequency	POUT _{VAR_F}	T = 25 °C, Over specified RF tun- ing frequency range	_	0.4	_	dB
Spurious emissions of har- monics, Conducted meas- urement, Test Frequency = 868.4 MHz	SPUR _{HARM_ETSI}	Per ETSI EN 300-220, Section 7.8.2.1		-39	-30	dBm
Spurious emissions out-of- band, Conducted measure- ment, Test Frequency = 868.4 MHz	SPUR _{OOB_ETSI}	Per ETSI EN 300-220, Section 7.8.2.1 (47-74 MHz, 87.5-118 MHz, 174-230 MHz, and 470-862 MHz)		-69.6	-54	dBm
		Per ETSI EN 300-220, Section 7.8.2.1 (other frequencies below 1 GHz)	_	-69.8	-36	dBm
		Per ETSI EN 300-220, Section 7.8.2.1 (frequencies above 1 GHz)	_	-64.9	-30	dBm

Note:

1. The output power level can be adjusted to suit specific regulatory requirements for the region in which the device is used.

4.1.7.4 Sub-GHz RF Receiver Characteristics for 868 MHz Band

Unless otherwise indicated, typical conditions are: T = 25 °C, VREGVDD = AVDD = IOVDD = 3.3 V, DVDD = RFVDD = External RF Supply. RFVDD and RF supply paths are filtered using ferrites. Crystal frequency = 39 MHz. RF frequency band 868 MHz.

Table 4.10.	Sub-GHz RF Recei	ver Characteristics	for 868 MHz Band
10010 4.10.			IOI OOO MILIE Bulla

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Tuning frequency range	F _{RANGE}		863	_	876	MHz
Max usable input level, 1% FER	SAT _{100k}	Desired is reference 100 kbps GFSK signal ¹	_	10	_	dBm
Sensitivity ^{2 3}	SENS	Desired is reference 100 kbps GFSK signal ¹ , 1% FER, frequen- cy = 869.85 MHz, T ≤ 85 °C	_	-98.6	_	dBm
		Desired is reference 40 kbps 2FSK signal ⁴ , 1% FER, frequency = 868.4 MHz, T ≤ 85 °C	_	-102.3	_	dBm
		Desired is reference 9.6 kbps 2FSK signal ⁵ , 1% FER, frequency = 868.42 MHz, T ≤ 85 °C	_	-103.3	_	dBm
Level above which RFSENSE will trigger ⁶	RFSENSE _{TRIG}	CW at 868 MHz	_	-28.1	_	dBm
Level below which RFSENSE will not trigger ⁶	RFSENSE _{THRES}	CW at 868 MHz	_	-50		dBm
Image rejection, Interferer is CW at image frequency	C/I _{IMAGE}	Desired is 100kbps GFSK signal ¹ at 3dB above sensitivity level, 1% FER, frequency = 869.85 MHz	_	33.6	_	dB
		Desired is reference 40 kbps 2FSK signal ⁴ at 3dB above sensi- tivity level, 1% FER, frequency = 868.4 MHz	_	35.4	_	dB
		Desired is reference 9.6 kbps 2FSK signal ⁵ at 3dB above sensi- tivity level, 1% FER, frequency = 868.42 MHz	_	35.5	_	dB
Blocking selectivity, 1% FER.	C/I _{BLOCKER_100}	Interferer CW at Desired ± 1 MHz	_	49.2	_	dB
Desired is 100 kbps GFSK signal ¹ at 3 dB above sensi-		Interferer CW at Desired ± 2 MHz	_	55.6		dB
tivity level, frequency = 869.85 MHz		Interferer CW at Desired ± 5 MHz	—	67.3	_	dB
003.00 IVITIZ		Interferer CW at Desired ± 10 MHz ⁷	_	74.3		dB
		Interferer CW at Desired \pm 100 MHz ⁷	_	79.0		dB

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Blocking selectivity, 1% FER.	C/I _{BLOCKER_40}	Interferer CW at Desired ± 1 MHz		53.4	_	dB
Desired is 40 kbps 2FSK sig- nal ⁴ at 3 dB above sensitivity		Interferer CW at Desired ± 2 MHz		59.4	_	dB
level, frequency = 868.4 MHz		Interferer CW at Desired ± 5 MHz		71.9		dB
111112		Interferer CW at Desired ± 10 MHz ⁷		79.4		dB
		Interferer CW at Desired ± 100 MHz ⁷		83.2	_	dB
Blocking selectivity, 1% FER.	C/I _{BLOCKER_9p6}	Interferer CW at Desired ± 1 MHz		54.5		dB
Desired is 9.6 kbps 2FSK signal ⁵ at 3 dB above sensi-		Interferer CW at Desired ± 2 MHz		60.4	_	dB
tivity level, frequency = 868.42 MHz		Interferer CW at Desired ± 5 MHz		73.0	_	dB
000.42 INI IZ		Interferer CW at Desired \pm 10 MHz ⁷		80.0	_	dB
		Interferer CW at Desired ± 100 MHz ⁷		84.3	_	dB
Upper limit of input power range over which RSSI reso- lution is maintained	RSSI _{MAX}		_	_	5	dBm
Lower limit of input power range over which RSSI reso- lution is maintained	RSSI _{MIN}		-98	_	_	dBm
RSSI resolution	RSSI _{RES}	Over $\ensuremath{RSSI_{MIN}}$ to $\ensuremath{RSSI_{MAX}}$ range	—	0.25	_	dBm
Max spurious emissions dur-	SPUR _{RX}	30 MHz to 1 GHz		-54.4	_	dBm
ing active receive mode		1 GHz to 12 GHz	—	-63.8	_	dBm

Note:

1. Definition of reference signal is 100 kbps 2GFSK, BT=0.6, $\Delta f = 58$ kHz, NRZ, '0' = F_center + $\Delta f/2$, '1' = F_center - $\Delta f/2$

2. Minimum Packet Error Rate floor will be ~0.5% for desired input signal levels between specified datasheet sensitivity level and -10dBm.

3. Minimum Packet Error Rate floor will be ~ 1% for desired input signal levels > -10dBm.

- 4. Definition of reference signal is 40 kbps 2FSK, $\Delta f = 40$ kHz, NRZ, '0' = F_center + $\Delta f/2$, '1' = F_center $\Delta f/2$
- 5. Definition of reference signal is 9.6 kbps 2FSK, $\Delta f = 40$ kHz, Manchester, '0' = Transition from (F_center + 20k + $\Delta f/2$), '1' = Transition from (F_center + 20k $\Delta f/2$)

6. RFSENSE performance is only valid from 0 to 85 °C. RFSENSE should be disabled outside this temperature range.

7. Minimum Packet Error Rate floor for signals in presecene of blocker will increase above 1% for blocker levels above -30dBm.

4.1.8 High-Frequency Crystal Oscillator (HFXO)

Table 4.11. High-Frequency Crystal Oscillator (HFXO)

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit	
Crystal frequency ¹	f _{HFXO}		39	39	39	MHz	
Frequency tolerance for the crystal	FT _{HFXO}	-40 to 85 °C, 5 years of aging	-25	_	25	ppm	
Note: 1. Refer to the Z-Wave Hardware Implementation Guidelines for recommended crystals.							

4.1.9 I/O Characteristics

Table 4.12.	I/O Characteristics	

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Input low voltage	VIL	All inputs	—	—	IOVDD*0.3	V
Input high voltage	V _{IH}	All inputs	IOVDD*0.7	_	—	V
Output high voltage relative	V _{OH}	Sourcing 20 mA, IOVDD ≥ 3 V	IOVDD*0.8	_	—	V
to IOVDD		Sourcing 8 mA, IOVDD ≥ 1.62 V	IOVDD*0.6	—	—	V
Output low voltage relative to	V _{OL}	Sinking 20 mA, IOVDD ≥ 3 V	_	—	IOVDD*0.2	V
IOVDD		Sinking 8 mA, IOVDD ≥ 1.62 V	_	—	IOVDD*0.4	V
Input leakage current	I _{IOLEAK}	Input pin voltage ≤ IOVDD , T ≤ 85 °C	—	0.1	30	nA
I/O pin pull-up/pull-down re- sistor ¹	R _{PUD}		30	40	65	kΩ
Pulse width of pulses re- moved by the glitch suppres- sion filter	t _{IOGLITCH}		15	25	45	ns
Output fall time, From 70% to 30% of V _{IOVDD}	tioof	All outputs, C _L = 50 pF	_	1.8	_	ns
Output rise time, From 30% to 70% of V _{IOVDD}	t _{IOOR}	All outputs, C _L = 50 pF	—	2.2	—	ns
Note:		L				

1. GPIO pull-ups are referenced to the IOVDD supply, except for RESETn, which connects to AVDD.

4.2 Typical Performance Curves

Typical performance curves indicate typical characterized performance under the stated conditions.

4.2.1 Supply Current




Figure 4.1. Supply Current vs. Supply Voltage




Figure 4.2. Supply Current vs. Temperature

4.2.2 Z-Wave Radio




Figure 4.3. RF Transmitter Output Power

5. Typical Connection Diagrams

Typical connections for the EFR32ZG14 are shown in Figure 5.1 Typical System Connections on page 22. Refer to the design files for BRD4201 for more specific details on component choice.




Figure 5.1. Typical System Connections

6. EFR32ZG14 Device Pinout




Figure 6.1. EFR32ZG14 Device Pinout

Table 6.1. EFR32ZG14 Device Pinout

Pin Name	Pin(s)	Description	Pin Name	Pin(s)	Description
VSS	0	Ground	PF0	1	DBG_SWCLK - Serial Wire Debug Clock
PF1	2	DBG_SWDIO - Serial Wire Debug Data I/O	PF2	3	DBG_SWO - Serial Wire Viewer Output
N/C	4, 14, 15, 16, 19, 20, 31, 32	No Connect	RFVDD	5	Radio power supply
HFXTAL_N	6	High Frequency Crystal input pin.	HFXTAL_P	7	High Frequency Crystal output pin.

EFR32ZG14 Z-Wave 700 Modem SoC Data Sheet EFR32ZG14 Device Pinout

Pin Name	Pin(s)	Description	Pin Name	Pin(s)	Description
RESETn	8	Reset input, active low. To apply an ex- ternal reset source to this pin, it is re- quired to only drive this pin low during reset, and let the internal pull-up ensure that reset is released.	SUBGRF_OP	9	Sub GHz Differential RF output, positive path.
SUBGRF_ON	10	Sub GHz Differential RF output, nega- tive path.	SUBGRF_IP	11	Sub GHz Differential RF input, positive path.
SUBGRF_IN	12	Sub GHz Differential RF input, negative path.	RFVSS	13	Radio Ground
PA0	17	UART_TX - UART Serial Data Output	PA1	18	UART_RX - UART Serial Data Input
PB13	21	SUSPEND - Suspend Input	AVDD	22	Analog power supply.
PB14	23	SAW0 - Saw Filter Select 0 Output	PB15	24	SAW1 - Saw Filter Select 1 Output
VREGVSS	25	Voltage regulator VSS	VREGSW	26	DCDC regulator switching node
VREGVDD	27	Voltage regulator VDD input	DVDD	28	Digital power supply.
DECOUPLE	29	Decouple output for on-chip voltage regulator. An external decoupling capacitor is required at this pin.	IOVDD	30	Digital IO power supply.

7. QFN32 Package Specifications

7.1 QFN32 Package Dimensions




Figure 7.1. QFN32 Package Drawing

Dimension	Min	Тур	Мах		
A	0.80	0.85	0.90		
A1	0.00	0.02	0.05		
A3		0.20 REF			
b	0.18	0.25	0.30		
D/E	4.90	5.00	5.10		
D2/E2	3.40	3.50	3.60		
E		0.50 BSC			
L	0.30	0.40	0.50		
К	0.20	_	—		
R	0.09	_	0.14		
ааа		0.15			
bbb		0.10			
ссс	0.10				
ddd	0.05				
eee	0.08				
fff		0.10			
N = 4 = -					

Table 7.1. QFN32 Package Dimensions

Note:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

3. This drawing conforms to the JEDEC Solid State Outline MO-220, Variation VKKD-4.

4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

7.2 QFN32 PCB Land Pattern




Figure 7.2. QFN32 PCB Land Pattern Drawing


Table 7.2.	QFN32 PCB Land Pattern Dimensions
------------	-----------------------------------

Тур
4.01
4.01
3.50
3.50
0.50
0.26
0.86

Note:

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. This Land Pattern Design is based on the IPC-7351 guidelines.
- 3. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 µm minimum, all the way around the pad.
- 4. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- 5. The stencil thickness should be 0.125 mm (5 mils).
- 6. The ratio of stencil aperture to land pad size can be 1:1 for all perimeter pads.
- 7. A 3x3 array of 0.85 mm square openings on a 1.00 mm pitch can be used for the center ground pad.
- 8. A No-Clean, Type-3 solder paste is recommended.
- 9. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.





The package marking consists of:

- PPPPPPPPP The part number designation.
 - 1. Family Code (Z)
 - 2. G (Gecko)
 - 3. Series (1)
 - 4. Device Configuration (4)
 - 5. Performance Grade (P)
 - 6. Feature Code (2)
 - 7. TRX Code (3 = TXRX)
 - 8. Band (1 = Sub-GHz)
 - 9. Flash (G = 256K)
 - 10. Temperature Grade (G = -40 to 85)
- YY The last 2 digits of the assembly year.
- WW The 2-digit workweek when the device was assembled.
- TTTTTT A trace or manufacturing code. The first letter is the device revision.

8. Revision History

Revision 1.0

January 2019

· Updated electrical characteristics with latest characterization results.

Revision 0.2

December 2018

- Required crystal frequency changed to 39 MHz.
- · Updated electrical characteristics with latest characterization estimates.
- Table 4.7 Sub-GHz RF Transmitter characteristics for 915 MHz Band on page 12: PSD conditions updated to specify PSD at each data rate.

Revision 0.1

September, 2018

Initial release.

Silicon Labs

Simplicity Studio⁴



Simplicity Studio

One-click access to MCU and wireless tools, documentation, software, source code libraries & more. Available for Windows, Mac and Linux!







Support and Community community.silabs.com

Disclaimer

Silicon Labs intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Labs products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Labs reserves the right to make changes without further notice to the product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Without prior notification, Silicon Labs may update product firmware during the manufacturing process for security or reliability reasons. Such changes will not alter the specifications or the performance of the product. Silicon Labs shall have no liability for the consequences of use of the information supplied in this document. This document does not imply or expressly grant any license to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any FDA Class III devices, applications for which FDA premarket approval is required or Life Support Systems without the specific written consent of Silicon Labs. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Labs products are not designed or authorized for military applications. Silicon Labs products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons. Silicon Labs disclaims all express and implied warranties and shall not be responsible or liable for any injuries or damages related to use of a Silicon Labs product in such unauthorized applications.

Trademark Information

Silicon Laboratories Inc.®, Silicon Laboratories®, Silicon Labs®, SiLabs® and the Silicon Labs logo®, Bluegiga®, Bluegiga Logo®, Clockbuilder®, CMEMS®, DSPLL®, EFM®, EFM32®, EFR, Ember®, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZRadioPRO®, Gecko®, ISOmodem®, Precision32®, ProSLIC®, Simplicity Studio®, SiPHY®, Telegesis, the Telegesis Logo®, USBXpress® and others are trademarks or registered trademarks of Silicon Labs. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701 USA

http://www.silabs.com