


USB-to-UART Bridge Controller

Features

- Universal Serial Bus (USB) Integration
 - Full-Speed USB peripheral compliant with USB2.0 specification
 - USB-IF certified with TID 40001425
 - Support for bus-powered and self-powered configurations
 - 3 endpoints (1 Interrupt IN, 1 Bulk OUT and 1 Bulk IN)
 - Integrated USB transceiver, 1.5 kΩ pull-up resistor on D+ line
- Universal Asynchronous Receiver Transmitter (UART)
 - Baud rate generation (300 to 230400)
 - Data format:
 - 8 data bits
 - 1 stop bit
 - No parity, even parity or odd parity
 - Support for Parity, Overrun and Framing errors
 - Supports flow control using CTS,RTS,DTR, DSR
 - LED signals to indicate activity on TxD and RxD lines
- Full device operation from a single voltage supply of 3.3 V or 5 V
- Low power consumption in suspend mode
 - 225 μA at 5 V operating voltage
 - 207 μA at 3.3 V operating voltage
- Integrated 24 MHz oscillator
- Integrated 3.3 V regulator
- Integrated flash to store device configuration
- Software support for ease of development
 - Configuration utility to program device parameters such as VID, PID and string descriptors.
 - Certified Cypress VCP driver for Windows (8 / 7 / Vista / XP)
 - Support for device drivers for Android, Mac, Linux, Window CE 4.2, 5.0, 6.0
- 28-pin SSOP 10 mm × 7.5 mm , RoHS compliant package
- Temperature grade
 - Commercial operating temperature range of 0 °C to +70 °C

Figure 1. CY7C64225 Block Diagram



Contents

| | | | |
|---|----------|--|-----------|
| Applications | 3 | Interfacing CY7C64225 | |
| Functional Overview | 3 | with Bus Powered Microcontroller | 11 |
| Introduction | 3 | Interfacing CY7C64225 | |
| Functional Description | 3 | with Self Powered Microcontroller | 12 |
| USB Interface | 3 | Absolute Maximum Ratings | 13 |
| UART Controller | 3 | Operating Temperature | 13 |
| Suspend and Resume | 3 | DC Electrical Characteristics | 14 |
| WAKE | 3 | DC GPIO Specifications | 14 |
| Reset | 3 | DC Full-Speed USB Specifications | 14 |
| Activity Indicators | 3 | Ordering Information | 15 |
| VCFG | 4 | Ordering Code Definitions | 15 |
| VBUS | 4 | Packaging Information | 16 |
| Regulator | 4 | Package Diagrams | 16 |
| Oscillator | 4 | Thermal Impedance | 16 |
| Flash | 4 | Solder Reflow Peak Temperature | 16 |
| Configurations | 4 | Acronyms | 17 |
| Software and Driver Support | 4 | Reference Documents | 17 |
| Pin Configuration | 5 | Document Conventions | 17 |
| 28-pin part pinout Description | 5 | Units of Measure | 17 |
| Application Circuits | 6 | Glossary | 17 |
| Bus Powered Design | 6 | Document History Page | 18 |
| Bus Powered Design using External Regulator | 7 | Sales, Solutions, and Legal Information | 19 |
| Self Powered Design | 8 | Worldwide Sales and Design Support | 19 |
| Application Diagram | 9 | Products | 19 |
| USB to RS-232 Converter | 9 | PSoC Solutions | 19 |
| USB to UART cable with TTL level UART signals | 10 | | |

Applications

- Enable USB connectivity in legacy peripherals with UART
- Industrial and Metering devices
- Medical Devices
- Point of Sales (POS)
- USB-to-UART cables, USB to RS-232 cables

Functional Overview

Introduction

Cypress's USB-to-UART bridge controller enables seamless PC connectivity for peripherals with UART interface. It integrates a USB 2.0 Full-Speed device controller, UART, voltage regulator, oscillator and flash memory for storing configuration parameters, offering a cost-effective solution. The controller supports bus-powered and self-powered modes, and enables efficient system power management with suspend and remote wake-up signals. It is available in 28-pin SSOP package.

Functional Description

USB Interface

The USB-to-UART device supports Full-Speed USB operation and is compliant with USB 2.0 Specification. The integrated USB Serial Interface Engine (SIE) and USB transceiver manage the USB protocol and communication.

UART Controller

The USB-to-UART device integrates a UART controller which supports the baud rates of 300, 600, 1200, 1800, 2400, 3600, 4800, 7200, 9600, 14400, 19200, 28800, 38400, 56000, 57600, 115200 and 230400* with even, odd or no parity.

UART Flow Control

USB-to-UART device supports UART hardware flow control using control signal pairs such as RTS (Request to Send) - CTS (Clear to Send) and DTR (Data Terminal Ready) - DSR (Data Set Ready). Data flow control is disabled by default. The hardware flow control is optional and can be selected from the host application software.

Following is the description of flow control signals:

CTS (input):

This signal can pause or resume data transmission over UART interface. Data transmission can be stopped by de-asserting the CTS signal and the data transmission can resume with CTS assertion. The pause and resume operation does not affect data integrity.

RTS (Output):

The receive buffer has a watermark level of 80%. Once the data in the receive buffer reaches that level, the RTS signal is de-asserted indicating the transmitting device to stop data transmission. Start of data consumption by application will reduce device data backlog and once it reaches 50% watermark level, RTS signal will be asserted to resume data reception.

DTR / DSR:

DTR / DSR signals are used to establish communication link with the UART. These signals complement each other in the functionality like RTS & CTS.

Note: Flow control is not supported when operating the device at 230400 Baud rate.

In applications where hardware flow control is desired, the CTS, RTS, DSR and DTR pins of the transmitting device have to be connected to RTS, CTS, DTR and DSR pins of USB-to-UART device respectively. In cases where DTR and DSR pins are not available on the transmitting device, the DTR and DSR pins of USB-to-UART device have to be connected. Please refer the circuit diagram shown in Figure 8 (provide hyperlink to figure 8).

Suspend and Resume

The USB-to-UART device drives the SUSPEND pin to logic low and enters into a low power mode whenever the USB bus goes into suspend state. This helps to meet the stringent suspend current requirement of the USB 2.0 specification, while using the device in bus powered mode. The device will resume from suspend state under any of the following conditions:

1. Any activity is detected on the USB bus
2. WAKE pin is asserted in order to generate Remote Wake-Up to the host.

WAKE

WAKE pin is used to generate Remote Wake-Up signal on the USB bus. Remote Wake-Up signal is sent only if the host enables this feature through SET_FEATURE request. Support for Remote Wake-Up is intimated to the host from the device through configuration descriptor during the USB enumeration process. USB-to-UART device allows enabling/disabling the Remote Wake-Up feature through the configuration utility CyUsbUart.

Reset

A logic high on the RESET pin of USB-to-UART device resets the device.

Activity Indicators

Tx_LED pin and Rx_LED pin are active low and sink a maximum current of 20 mA each.

VCFG

An active low on the VCFG indicates that the VBUS is detected and the device is configured.

VBUS

This pin is used for VBUS detection. A series resistor is required on this pin.

Regulator

The USB-to-UART device integrates a 3.3 V voltage regulator which can be powered by the USB bus or an external power supply.

Oscillator

The USB-to-UART device integrates a 24 MHz oscillator which is used as a reference clock for SIE and UART interface.

Flash

The USB-to-UART device integrates a flash to store device parameters such as VID, PID, product string descriptor, manufacturer string descriptor and power mode (self-powered or bus-powered). Please refer [Table 1](#) for the list of configurable parameters.

Configurations

The internal flash can be used to configure the device parameters listed in [Table 1](#).

Table 1. Internal Flash Default Values

| Name | Default Value |
|--------------------------------|----------------------------|
| VID / PID | 0x04B4 / 0x0008 |
| Manufacturer string descriptor | 2012 Cypress Semiconductor |
| Product string descriptor | Cypress-USB2UART-Ver1.0G |
| Bus/Self Powered | Self |
| Remote Wake-Up | Enabled |
| Max. Power (mA) | 100 |

Software and Driver Support

CyUsbUart configuration utility can be used to configure the parameters listed in [Table 1](#). The configuration utility is available for download from <http://www.cypress.com/?rID=61047>.

The Cypress driver allows existing COM port based applications to communicate via USB to Cypress's USB-to-UART device.

The driver serves the following purposes:

- Add UART port to PCs without UART port
- Add an additional UART port to the PC
- Facilitate easy migration for systems which have a free USB port and need an additional UART port

The driver is available for download from <http://www.cypress.com/?rID=63794>. This driver is WHQL certified for the default Cypress VID / PID of 0x04B4 / 0x0008.

Pin Configuration


28-pin part pinout Description

The CY7C64225 USB-to-UART Bridge device is available in a 28-pin package as shown in Figure 2. The pin description is listed in Table 2.

Table 2. 28-pin part pinout (SSOP)

| Pin No. | Name | I/O | Description |
|---------|-----------------|--------|--|
| 1 | GND | Power | Ground |
| 2 | Tx_LED | Output | Active low, UART Tx_LED, max current –20 mA |
| 3 | SUSPEND | Output | Active low indicates USB is suspended |
| 4 | TxD | Output | UART Data Transmit, Output |
| 5 | DTR | Output | Data Terminal Ready (DTR) Pin |
| 6 | RESET | Input | Active high on this pin resets the device |
| 7 | VBUS | Input | Used for VBUS monitoring. This pin requires a series resistor when connected to VBUS. The recommended values are in the range of 1 kΩ–10 kΩ. |
| 8 | DSR | Input | Data Set Ready (DSR) pin |
| 13 | GND | Power | USB Ground |
| 14 | D+ | USB | USB D+ Line |
| 15 | D– | USB | USB D– Line |
| 16 | V _{DD} | Power | Supply Voltage (3.3 V or 5 V) |
| 21 | CTS | Input | Clear to Send (CTS) input, handshake signal |
| 22 | WAKE | Input | Active high on this pin, generates Remote Wake-Up signal on the Bus |
| 23 | RxD | Input | UART Data Receive, Input |
| 24 | RTS | Output | Request to Sent (RTS) output, handshake signal |
| 26 | VCFG | Output | Active low indicates VBUS is detected and device is configured |
| 27 | Rx_LED | Output | Active low, UART Rx_LED, max current –20 mA |
| 28 | V _{DD} | Power | Supply Voltage. 3.3 V or 5 V |
| 9 | NC | NC | No Connect |
| 10 | NC | NC | No Connect |
| 11 | NC | NC | No Connect |
| 12 | NC | NC | No Connect |
| 17 | NC | NC | No Connect |
| 18 | NC | NC | No Connect |
| 19 | NC | NC | No Connect |
| 20 | NC | NC | No Connect |
| 25 | NC | NC | No Connect |

Figure 2. CY7C64225 USB-UART Bridge Device



Application Circuits

The following diagrams illustrates typical application schematics circuits.


Bus Powered Design

The figure below illustrates the USB bus powered design using CY7C64225. The internal voltage regulator provides the 3.3 V

required by the internal USB transceiver. The device parameters such as 'Power consumption' and 'Bus / Self Powered' in the internal flash can be modified as required by the application, using the configuration utility CyUsbUart.

A 1K series resistor is required for VBUS pin of CY7C64225 in this configuration.

Figure 3. Bus Powered Configuration




Bus Powered Design using External Regulator

Figure 4 illustrates the use of CY7C64225 in bus powered mode but running at 3.3 V. This design can be adopted when the circuit operating at 3.3 V is desired (RX, TX, RTS, CTS, DSR, DTR at 3.3 V).

This design uses an external 5 V to 3.3 V regulator to supply the 3.3 V to CY7C64225 from VBUS. The 3.3 V to CY7C64225 can also be provided from a regulator which is already available on the circuit board, being used for other components on the board.

Since the circuit is operating at 3.3 V, a voltage divider is used to provide 3.3 V from VBUS of USB port to 'VBUS' pin of CY7C64225.

Figure 4. Bus Powered Design using External Regulator




Self Powered Design

Figure 5 illustrates the use of CY7C64225 in self powered mode operating at 3.3 V. VDD is obtained from an external power supply. As shown in Figure 5, a voltage divider circuit is used to

provide 3.3 V from VBUS of USB port to VBUS pin of CY7C64225.

A self powered device can draw more current for its operation from external supply during USB active mode as well as suspend mode as this will not affect the operation of the USB.

Figure 5. Self Powered Design (VDD = 3.3 V)



Note

1. Replace the voltage divider circuit (10K and 20K resistors) with 1K series resistor as shown in Figure 3, if 5 V is applied at VDD in this design.

Application Diagram


USB to RS-232 Converter

In this example the procedure of using the CY7C64225 as a USB to RS-232 converter is illustrated. In this application, a TTL to RS232 Level Converter IC is used on the serial UART interface of the CY7C64225 to convert the TTL levels of the CY7C64225 to RS-232 levels. RS-232 follows bipolar signaling i.e. the output signal toggles between negative and positive polarity. In RS-232, logic 1 is called Mark and is a -3 V input and logic 0 is called Space and is a +3 V input. The output voltage level of RS-232 is +/-5 V to +/-15 V. So there is not only an inversion in polarity but

also voltage level translation between the CY7C64225 UART interface and RS-232 signaling. So, RS-232 line driver/receiver is used for providing the necessary polarity inversion and level translation.

The connection between CY7C64225 and the RS-232 line driver/receiver is simple. The input lines (DSR, CTS and RX) of the UART interface should be connected to the logic outputs of the RS-232 line driver/receiver chip. The output lines (DTR, RTS and TX) of the UART interface should be connected to the logic inputs of the RS-232 line driver/receiver chip. The inverted, level-translated UART output will be sent through the line driver pins of the RS-232.


Figure 6. USB to RS-232 Converter Configuration



USB to UART cable with TTL level UART signals

This example illustrates a USB to UART cable design with TTL Level UART Signals using CY7C64225. This design is based on bus powered configuration.


Figure 7. USB to UART cable with TTL level UART signals



Interfacing CY7C64225 with Bus Powered Microcontroller

In this scenario both CY7C64225 and the microcontroller (MCU) are powered from VBUS. When the microcontroller and CY7C64225 controller are powered from different sources, 1K resistors are required on RXD and CTS lines of CY7C64225.

Figure 8. Interfacing CY7C64225 with Bus Powered Microcontroller




Interfacing CY7C64225 with Self Powered Microcontroller

In this scenario CY7C64225 is powered from VBUS and the microcontroller is powered from an external supply.

If both CY7C64225 and the microcontroller (MCU) are operating at 3.3 V, connect a divider circuit to provide 3.3 V to VBUS pin of CY7C64225 from VBUS pin of USB port.

Figure 9. Interfacing CY7C64225 with Self Powered Microcontroller



Absolute Maximum Ratings

Table 3. Absolute Maximum Ratings

| Parameter | Description | Min | Typ | Max | Unit | Notes |
|-----------------------|---|-----------------------|-----|-----------------------|-------|--|
| T _{STG} | Storage temperature | -55 | - | +100 | °C | Higher storage temperatures reduces data retention time. |
| T _{BAKETEMP} | Bake temperature | - | 125 | See package label | °C | - |
| T _{BAKETIME} | Bake time | See package label | - | 72 | Hours | - |
| T _A | Ambient temperature with power applied | 0 | - | +70 | °C | - |
| V _{DD} | Supply voltage on V _{DD} relative to V _{SS} | -0.5 | - | +6.0 | V | - |
| V _{IO} | DC input voltage | V _{SS} - 0.5 | - | V _{DD} + 0.5 | V | - |
| I _{MIO} | Maximum current into any port pin | -25 | - | +50 | mA | - |
| ESD | Electrostatic discharge voltage | - | - | 2000 | V | Human body model ESD. |
| Flash _{ENPB} | Flash endurance (per block) | 50,000 ^[1] | - | - | - | Erase/write cycles per block. |
| Flash _{ENT} | Flash endurance (total) ^[2] | 1,800,000 | - | - | - | Erase/write cycles. |
| Flash _{DR} | Flash data retention | 10 | - | - | Years | - |

Operating Temperature

Table 4. Operating Temperature

| Parameter | Description | Min | Typ | Max | Unit | Notes |
|-----------------|--------------------------------|-----|-----|------|------|--|
| T _{AC} | Commercial ambient temperature | 0 | - | +70 | °C | - |
| T _J | Junction temperature | -40 | - | +100 | °C | The temperature rise from ambient to junction is package specific. See Thermal Impedance on page 16 . The user must limit the power consumption to comply with this requirement. |

Notes

- The 50,000 cycle Flash endurance per block will only be guaranteed if the Flash is operating within one voltage range. Voltage ranges are 3.0 V to 3.6 V and 4.75 V to 5.25 V.
- A maximum of 36 x 50,000 block endurance cycles is allowed. This may be balanced between operations on 36x1 blocks of 50,000 maximum cycles each, 36x2 blocks of 25,000 maximum cycles each, or 36x4 blocks of 12,500 maximum cycles each (to limit the total number of cycles to 36x50,000 and that no single block ever sees more than 50,000 cycles).

DC Electrical Characteristics

DC GPIO Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $0\text{ }^{\circ}\text{C} \leq T_A \leq 70\text{ }^{\circ}\text{C}$, or 3.15 V to 3.5 V and $0\text{ }^{\circ}\text{C} \leq T_A \leq 70\text{ }^{\circ}\text{C}$, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

Table 5. DC GPIO Specifications

| Parameter | Description | Min | Typ | Max | Unit | Notes |
|-----------------|---------------------------|-----------------------|-----|------|------|---|
| V _{OH} | High output level | V _{DD} - 1.0 | – | – | V | I _{OH} = 10 mA, V _{DD} = 4.75 to 5.25 V |
| V _{OL} | Low output level | – | – | 0.75 | V | I _{OL} = 25 mA, V _{DD} = 4.75 to 5.25 V |
| I _{OH} | High-level source current | 10 | – | – | mA | – |
| I _{OL} | Low-level sink current | 25 | – | – | mA | – |
| V _{IL} | Input low level | – | – | 0.8 | V | V _{DD} = 3.15 to 5.25 V |
| V _{IH} | Input high level | 2.1 | – | – | V | V _{DD} = 3.15 to 5.25 V |

DC Full-Speed USB Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges when the IMO is selected as system clock: 4.75 V to 5.25 V and $0\text{ }^{\circ}\text{C} \leq T_A \leq 70\text{ }^{\circ}\text{C}$, or 3.15 V to 3.5 V and $0\text{ }^{\circ}\text{C} \leq T_A \leq 70\text{ }^{\circ}\text{C}$, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

Table 6. DC Full Speed (12 Mbps) USB Specifications

| Parameter | Description | Min | Typ | Max | Unit | Notes |
|----------------------|--------------------------------------|-----|-----|-----|------|---|
| USB Interface | | | | | | |
| V _{DI} | Differential input sensitivity | 0.2 | – | – | V | (D+) – (D–) |
| V _{CM} | Differential input common mode range | 0.8 | – | 2.5 | V | – |
| V _{SE} | Single-ended receiver threshold | 0.8 | – | 2.0 | V | – |
| C _{IN} | Transceiver capacitance | – | – | 20 | pF | – |
| I _{IO} | High Z state data line leakage | –10 | – | 10 | μA | 0 V < V _{IN} < 3.3 V. |
| R _{EXT} | External USB series resistor | 23 | – | 25 | Ω | In series with each USB pin. |
| V _{UOH} | Static output high, driven | 2.8 | – | 3.6 | V | 15 kΩ ± 5% to ground. Internal pull-up enabled. |
| V _{UOHI} | Static output high, idle | 2.7 | – | 3.6 | V | 15 kΩ ± 5% to ground. Internal pull-up enabled. |
| V _{UOL} | Static output low | – | – | 0.3 | V | 15 kΩ ± 5% to ground. Internal pull-up enabled. |
| Z _O | USB driver output impedance | 28 | – | 44 | Ω | Including R _{EXT} resistor. |
| V _{CRS} | D+/D– crossover voltage | 1.3 | – | 2.0 | V | – |

DC Chip Level Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges when the IMO is selected as system clock: 4.75 V to 5.25 V and $0\text{ }^{\circ}\text{C} \leq T_A \leq 70\text{ }^{\circ}\text{C}$, or 3.15 V to 3.5 V and $0\text{ }^{\circ}\text{C} \leq T_A \leq 70\text{ }^{\circ}\text{C}$, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.


Table 7. DC Chip-Level Specifications

| Parameter | Description | Min | Typ | Max | Unit | Notes |
|--------------------|---|-----|-----|------|------|--|
| V _{DD} | Supply voltage | 3.0 | – | 5.25 | V | USB hardware is not functional when V _{DD} is between 3.5 V to 4.35 V |
| I _{DD5} | Supply current | – | 14 | 27 | mA | Conditions are V _{DD} = 5.0 V, T _A = 25 °C |
| I _{DD3} | Supply current | – | 8 | 14 | mA | Conditions are V _{DD} = 3.3 V, T _A = 25 °C |
| I _{SB} | Sleep (mode) current | – | 3 | 6.5 | μA | V _{DD} = 3.3 V, 0 °C ≤ T _A ≤ 55 °C |
| I _{SBH} | Sleep (mode) current at high temperature. | – | 4 | 25 | μA | V _{DD} = 3.3 V, 55 °C < T _A ≤ 70 °C |
| I _{susp1} | USB suspend current | – | 225 | 285 | μA | For 5 V operating voltage range |
| I _{susp2} | USB suspend current | – | 208 | 260 | μA | For 3.3 V operating voltage range |

Ordering Information

| Package | Ordering Code | Temperature Range |
|-----------------------------|-------------------|-------------------|
| 28-pin SSOP | CY7C64225-28PVXC | 0 °C to 70 °C |
| 28-pin SSOP (Tape and Reel) | CY7C64225-28PVXCT | 0 °C to 70 °C |

Ordering Code Definitions




Packaging Information

This section illustrates the package specification for the CY7C64225, along with the thermal impedance for the package.

Package Diagrams

Figure 10. 28-pin SSOP (210 Mils) O28.21 Package Outline, 51-85079



51-85079 *E

Thermal Impedance

Table 8. Thermal Impedance for the Package

| Package | Typical θ_{JA} |
|-------------|-----------------------|
| 28-pin SSOP | 96 °C/W |

Note Assumes 2-layer PCB

Solder Reflow Peak Temperature

Following is the minimum solder reflow peak temperature to achieve good solderability.

Table 9. Solder Reflow Peak Temperature

| Package | Maximum Peak Temperature | Time at Maximum Peak Temperature |
|-------------|--------------------------|----------------------------------|
| 28-pin SSOP | 260 °C | 20 s |

Acronyms

The following table lists the acronyms used in this document.

| Acronym | Description |
|---------|---|
| DC | direct current |
| GPIO | general purpose input/output |
| I/O | input/output |
| LED | light emitting diode |
| PC | personal computer |
| SSOP | shrink small outline package |
| UART | universal asynchronous receiver / transmitter |
| USB | universal serial bus |

Reference Documents

USB 2.0 Specification

Document Conventions

Units of Measure

| Symbol | Unit of Measure |
|--------|-----------------|
| °C | degree Celsius |
| kΩ | kilohm |
| μA | microampere |
| mA | milliampere |
| Ω | ohm |
| % | percent |
| s | second |
| V | volt |
| W | watt |

Glossary

| | |
|------------------|---|
| Asynchronous | A signal whose data is acknowledged or acted upon immediately, irrespective of any clock signal. |
| Buffer | <ol style="list-style-type: none"> 1. A storage area for data that is used to compensate for a speed difference, when transferring data from one device to another. Usually refers to an area reserved for I/O operations, into which data is read, or from which data is written. 2. A portion of memory set aside to store data, often before it is sent to an external device or as it is received from an external device. 3. An amplifier used to lower the output impedance of a system. |
| Flash | Flash is a type of non-volatile memory used to store small amounts of data that must be saved when power is removed. |
| Reset | An active high signal that is driven into the device. It causes all operations of the CPU to stop and return to a pre-defined state. |
| V _{DD} | A name for a power net meaning “voltage drain” The most positive power supply signal. Usually 5 V or 3.3 V. |
| V _{SS} | A name for a power net meaning “voltage source” The most negative power supply signal. |
| Virtual COM Port | A USB virtual COM port is a software interface that enables applications to access a USB device as if it were a built-in serial port. Many USB virtual COM-port devices function as bridges that convert between USB and RS-232 or other asynchronous serial interfaces. |
| UART | A UART or universal asynchronous receiver-transmitter translates between parallel bits of data and serial bits. |

Document History Page

| Document Title: CY7C64225, USB-to-UART Bridge Controller Document Number: 001-76294 | | | | |
|--|---------|-----------------|-----------------|--|
| Rev. | ECN No. | Submission Date | Orig. of Change | Description of Change |
| ** | 3533464 | 02/23/2012 | HBM | New data sheet. |
| *A | 3571321 | 05/15/2012 | AASI | Added Application Circuit Diagrams. Minor content edits to add clarity. Updated DC Chip Level Specifications and Table 6 . |
| *B | 3931390 | 03/13/2013 | DTNK / NIKL | Updated Features . Updated Figure 1 (CY7C64225 Block Diagram). Updated Functional Overview (Updated Introduction). Renamed “Operational Details” as Functional Description and updated the same section, also added sub-sections namely USB Interface , UART Controller , Regulator , Oscillator , Flash . Updated Configurations (Updated Table 1). Renamed “Driver” as Software and Driver Support and updated the same section. Updated Application Circuits (Updated Bus Powered Design (Updated Figure 3), updated Bus Powered Design using External Regulator (Updated Figure 4), updated Self Powered Design (Updated description and Figure 5)). Updated Application Diagram (Updated Figure 6 and added sub-sections namely USB to UART cable with TTL level UART signals , Interfacing CY7C64225 with Bus Powered Microcontroller , Interfacing CY7C64225 with Self Powered Microcontroller). Updated Absolute Maximum Ratings (Updated Table 3). Replaced EEPROM with Flash in all instances across the document. |

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

Products

| | |
|--|--|
| Automotive | cypress.com/go/automotive |
| Clocks & Buffers | cypress.com/go/clocks |
| Interface | cypress.com/go/interface |
| Lighting & Power Control | cypress.com/go/powerpsoc cypress.com/go/plc |
| Memory | cypress.com/go/memory |
| Optical & Image Sensing | cypress.com/go/image |
| PSoC | cypress.com/go/psoc |
| Touch Sensing | cypress.com/go/touch |
| USB Controllers | cypress.com/go/USB |
| Wireless/RF | cypress.com/go/wireless |

PSoC Solutions

psoc.cypress.com/solutions
PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2012-2013. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.